Translator Disclaimer
22 April 2009 Common hardware-in-the-loop development
Author Affiliations +
Abstract
An approach to streamline the Hardware-In-the-Loop (HWIL) simulation development process is under evaluation. With increased microprocessor speed, FPGA capacity and increased bus bandwidth over the last decade, a common interface design may be able to support a large number of HWIL interfaces that were previously custom designed interfaces. The Common HWIL approach will attempt to provide a more flexible, scalable system. The overall goal of the Common HWIL system will be to reduce cost by minimizing redundant development and operational labor and equipment expenses. This paper will present current results and future plans of the development.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hajin J. Kim and Stephen G. Moss "Common hardware-in-the-loop development", Proc. SPIE 7301, Technologies for Synthetic Environments: Hardware-in-the-Loop Testing XIV, 730107 (22 April 2009); https://doi.org/10.1117/12.819194
PROCEEDINGS
8 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

FPGA mezzanine card DSP module
Proceedings of SPIE (October 06 2011)
Designing a VMEbus FDDI adapter card
Proceedings of SPIE (February 29 1992)
Colt: an experiment in wormhole run-time reconfiguration
Proceedings of SPIE (October 20 1996)
Common hardware-in-the-loop development
Proceedings of SPIE (April 23 2010)
Common hardware-in-the-loop framework development
Proceedings of SPIE (May 10 2012)
Network interfaces to tactical communications
Proceedings of SPIE (June 25 1997)

Back to Top