Translator Disclaimer
27 April 2009 A space-efficient quantum computer simulator suitable for high-speed FPGA implementation
Author Affiliations +
Abstract
Conventional vector-based simulators for quantum computers are quite limited in the size of the quantum circuits they can handle, due to the worst-case exponential growth of even sparse representations of the full quantum state vector as a function of the number of quantum operations applied. However, this exponential-space requirement can be avoided by using general space-time tradeoffs long known to complexity theorists, which can be appropriately optimized for this particular problem in a way that also illustrates some interesting reformulations of quantum mechanics. In this paper, we describe the design and empirical space/time complexity measurements of a working software prototype of a quantum computer simulator that avoids excessive space requirements. Due to its space-efficiency, this design is well-suited to embedding in single-chip environments, permitting especially fast execution that avoids access latencies to main memory. We plan to prototype our design on a standard FPGA development board.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Michael P. Frank, Liviu Oniciuc, Uwe H. Meyer-Baese, and Irinel Chiorescu "A space-efficient quantum computer simulator suitable for high-speed FPGA implementation", Proc. SPIE 7342, Quantum Information and Computation VII, 734203 (27 April 2009); https://doi.org/10.1117/12.817924
PROCEEDINGS
12 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Quantum search simulation with Wolfram Mathematica
Proceedings of SPIE (September 27 2016)
ZENO a new graphical tool for design and simulation...
Proceedings of SPIE (May 24 2005)
Finding small two-qubit circuits
Proceedings of SPIE (August 23 2004)

Back to Top