Design verification for sub-70-nm DRAM nodes via metal fix using E-beam direct write

K. Keil; P. Jaschinsky; C. Hohle; K.-H. Choi; R. Schneider; M. Tesauro; F. Thrum; R. Zimmermann; J. Kretz

doi:10.1117/12.835206

27 May 2009 Design verification for sub-70-nm DRAM nodes via metal fix using E-beam direct write

K. Keil, P. Jaschinsky, C. Hohle, K.-H. Choi, R. Schneider, M. Tesauro, F. Thrum, R. Zimmermann, J. Kretz

Proceedings Volume 7470, 25th European Mask and Lithography Conference; 747017 (2009) https://doi.org/10.1117/12.835206
Event: 25th European Mask and Lithography Conference, 2009, Dresden, Germany

Abstract

Because of mask cost reduction, electron beam direct write (EBDW) is implemented for special applications such as rapid prototyping or small volume production in semiconductor industry. One of the most promising applications for EBDW is design verification by means of metal fix. Due to write time constrains, Mix & Match solutions have to be developed at smaller nodes. This study reports on several Mix and Match processes for the integration of E-Beam lithography into the optical litho process flow of Qimonda's 70 nm and 58 nm DRAM nodes. Different metal layers have been patterned in part with DUV litho followed by E-Beam litho using a 50 kV Vistec SB3050 shaped electron beam direct writer. All hardmask patterns were then simultaneously transferred into the DRAM stack. After full chip processing a yield study comprising electrical device characterization and defect investigation was performed. We show detailed results including CD and OVL as well as improvements of the alignment mark recognition. The yield of the E-Beam processed chips was found to be within the range of wafer-to-wafer fluctuation of the POR hardware. We also report on metal fix by electrical cutting of selected diodes in large chip scales which usually cannot be accessed with FIB methods. In summary, we show the capability of EBDW for quick and flexible design verification.

Citation Download Citation

K. Keil, P. Jaschinsky, C. Hohle, K.-H. Choi, R. Schneider, M. Tesauro, F. Thrum, R. Zimmermann, and J. Kretz "Design verification for sub-70-nm DRAM nodes via metal fix using E-beam direct write", Proc. SPIE 7470, 25th European Mask and Lithography Conference, 747017 (27 May 2009); https://doi.org/10.1117/12.835206

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available