1 April 2010 Improved CD control for 45-40 nm CMOS logic patterning: anticipation for 32-28 nm
Author Affiliations +
Since 2008, we have been presenting some papers regarding CMOS 45nm logic gate patterning activity to reduce CD dispersion. After a global CD budget evaluation at SPIE08, we have been focusing on Intrafield CD corrections using Dose MapperTM. The story continues and since then we have pursued our intrafield characterisation and focus on ways to get Dose MapperTM dose recipe created before the first silicon is coming. In fact 40nm technology is already more demanding and we must be ready with integrated solutions for 32/28nm node. Global CD budget can be divided in Lot to Lot, Wafer to Wafer, Intra wafer and Intra field component. We won't talk here about run to run solutions which are put in place for Lot to Lot and Wafer to Wafer. We will emphasize on the intrafield / intrawafer process corrections and outline process compensation control and strategy. A lot of papers regarding intrafield CD compensation are available in the litterature but they do not necesserally fit logic manufacturing needs or possibilities. We need to put similar solutions in place which are comprehensive and flexible. How can we correct upfront an Etch chamber CD profile combined with a mask and scanner CD signature? How can we get intrafield map from random logic devices? This is what we will develop in this paper.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Bertrand Le Gratiet, Bertrand Le Gratiet, Frank Sundermann, Frank Sundermann, Jean Massin, Jean Massin, Marianne Decaux, Marianne Decaux, Nicolas Thivolle, Nicolas Thivolle, Fabrice Baron, Fabrice Baron, Alain Ostrovsky, Alain Ostrovsky, Cedric Monget, Cedric Monget, Jean Damien Chapon, Jean Damien Chapon, Yoann Blancquaert, Yoann Blancquaert, Karen Dabertrand, Karen Dabertrand, Lionel Thevenon, Lionel Thevenon, Benedicte Bry, Benedicte Bry, Nicolas Cluet, Nicolas Cluet, Bertrand Borot, Bertrand Borot, Raphael Bingert, Raphael Bingert, Thierry Devoivre, Thierry Devoivre, Pascal Gourard, Pascal Gourard, Laurène Babaud, Laurène Babaud, Ute Buttgereit, Ute Buttgereit, Robert Birkner, Robert Birkner, Mark Joyner, Mark Joyner, Erez Graitzer, Erez Graitzer, Avi Cohen, Avi Cohen, "Improved CD control for 45-40 nm CMOS logic patterning: anticipation for 32-28 nm", Proc. SPIE 7638, Metrology, Inspection, and Process Control for Microlithography XXIV, 76380A (1 April 2010); doi: 10.1117/12.845987; https://doi.org/10.1117/12.845987

Back to Top