Design for Manufacturability through Design-Process Integration IV

Michael L. Rieger
Joerg Thiele
Editors

24–25 February 2010
San Jose, California, United States

Sponsored by
SPIE

Cooperating Organization
SEMATECH Inc. (United States)

Published by
SPIE

Volume 7641
Contents

vii Conference Committee

SESSION 1  DFM/DPI KEYNOTE SESSION

7641 04 Application of the cost-per-good-die metric for process design co-optimization (Keynote Paper) [7641-02]
T. Jhaveri, Carnegie Mellon Univ. (United States) and PDF Solutions, Inc. (United States); U. Arslan, Carnegie Mellon Univ. (United States); V. Rovner, A. Strojwas, L. Pileggi, Carnegie Mellon Univ. (United States) and PDF Solutions, Inc. (United States)

7641 05 Taming the final frontier of optical lithography: design for sub-resolution patterning (Keynote Paper) [7641-03]
L. Liebmann, IBM Corp. (United States); J. Kye, GLOBALFOUNDRIES Inc. (United States); B.-S. Kim, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); L. Yuan, GLOBALFOUNDRIES (Singapore); J.-P. Geronimi, STMicroelectronics (France)

7641 06 Realizing a 45-nm system on chip in the age of variability (Keynote Paper) [7641-04]
L. Le Cam, NXP Semiconductors (Netherlands); A. Appleby, NXP Semiconductors (United Kingdom); P. Hurat, Cadence Design Systems, Inc. (United States); B. Carpentier, Cadence Design Systems (France); K.-H. Chen, N. Verghese, Cadence Design Systems, Inc. (United States)

SESSION 2  DESIGN AND LITHOGRAPHY CO-OPTIMIZATION

7641 07 Joint-optimization for SRAM and logic for 28nm node and below [7641-05]
S. Verhaegen, IMEC (Belgium); M. C. Smayling, Tela Innovations, Inc. (United States); P. De Bisschop, B. Laenens, IMEC (Belgium)

7641 08 Layout pattern minimization for next-generation technologies [7641-06]
T. Jhaveri, A. J. Strojwas, Carnegie Mellon Univ. (United States)

7641 09 16nm with 193nm immersion lithography and double exposure [7641-07]
V. Axelrad, Sequoia Design Systems, Inc. (United States); M. C. Smayling, Tela Innovations, Inc. (United States)

7641 0A Exploring complex 2D layouts for 22nm node using double patterning/double etch approach for trench levels [7641-08]
S. W. Jessen, S. L. Prins, J. W. Blatchford, Texas Instruments Inc. (United States); B. W. Dillon, C. J. Progler, Photronics, Inc. (United States)
SESSION 3  DESIGNING FOR MANUFACTURING UNCERTAINTY

7641 0B  3D physical modeling for patterning process development [7641-09]
C. Sarma, Infineon Technologies NA (United States); A. Abdo, T. Bailey, IBM Microelectronics (United States); W. Conley, Freescale Semiconductor, Inc. (United States); D. Dunn, IBM Microelectronics (United States); S. Marokkey, Infineon Technologies NA (United States); M. Talbi, IBM Microelectronics (United States)

7641 0C  Systematic failure debug and defective pattern extraction for FPGA product yield improvement [7641-10]
C. Chen, J. W. Zhao, Xilinx, Inc. (United States); P. Zhang, R. Y. Xu, Anchor Semiconductor, Inc. (United States)

7641 0D  Modeling and characterization of contact-edge roughness for minimizing design and manufacturing variations in 32-nm node standard cell [7641-11]
Y. Ban, The Univ. of Texas at Austin (United States); Y. Ma, H. J. Levinson, Y. Deng, J. Kye, GLOBALFOUNDRIES Inc. (United States); D. Z. Pan, The Univ. of Texas at Austin (United States)

7641 0E  Process sizing aware flow for yield calculation [7641-12]
C.-M. Yuan, Freescale Semiconductor, Inc. (United States)

7641 0F  Foundry verification of IP and incoming designs for manufacturing variability [7641-13]
L.-F. Chang, J. Fu, J. Yang, E. Zou, Semiconductor Manufacturing International Corp. (China); P. Hurat, N. Verghese, Cadence Design Systems, Inc. (United States); H. Ding, Cadence Design Systems, Inc. (China)

7641 0G  45nm transistor variability study for memory characterization [7641-14]
K. Qian, C. J. Spanos, Univ. of California, Berkeley (United States)

7641 0H  Variability aware timing models at the standard cell level [7641-15]
E. Y. Chin, C. S. Levy, A. R. Neureuther, Univ. of California, Berkeley (United States)

SESSION 4  ELECTRICAL DFM

7641 0J  Measurement and optimization of electrical process window [7641-17]
T.-B. Chan, A. A. Kagalwalla, P. Gupta, Univ. of California, Los Angeles (United States)

7641 0K  Development of a design intent extraction flow for mask manufacturing [7641-18]
K. Kato, M. Endo, T. Inoue, M. Yamabe, Association of Super-Advanced Electronics Technologies (Japan); S. Nakatake, Kitakyushu Univ. (Japan)

7641 0L  Design intention application to tolerance-based manufacturing system [7641-19]
S. Kobayashi, S. Tanaka, S. Kyoh, S. Maeda, M. Kajiwara, S. Inoue, Toshiba Corp. (Japan); K. Nakamae, Osaka Univ. (Japan)

7641 0N  45nm-generation parameter-specific ring oscillator monitors [7641-21]
L. T.-N. Wang, N. Xu, T.-J. K. Liu, A. R. Neureuther, Univ. of California, Berkeley (United States)
### SESSION 5  LAYOUT VERIFICATION AND OPTIMIZATION

<table>
<thead>
<tr>
<th>ID</th>
<th>Title</th>
<th>Authors</th>
</tr>
</thead>
<tbody>
<tr>
<td>7641 0O</td>
<td>A kernel-based DFM model for process from layout to wafer [7641-22]</td>
<td>Y. Yang, Z. Shi, L. Sun, Zhejiang Univ. (China); Y. Chen, Anchor Semiconductor, Inc. (United States); Z. Hu, Zhejiang Univ. (China)</td>
</tr>
<tr>
<td>7641 0P</td>
<td>Stat-LRC: statistical rules check for variational lithography [7641-23]</td>
<td>A. Sreedhar, S. Kundu, Univ. of Massachusetts Amherst (United States)</td>
</tr>
</tbody>
</table>

### SESSION 6  RESTRICTIVE AND PRESCRIPTIVE DESIGN METHODOLOGIES

<table>
<thead>
<tr>
<th>ID</th>
<th>Title</th>
<th>Authors</th>
</tr>
</thead>
<tbody>
<tr>
<td>7641 0R</td>
<td>Demonstrating the benefits of template-based design-technology co-optimization [7641-26]</td>
<td>L. Liebmann, J. Hibbeler, N. Hieter, IBM Corp. (United States); L. Pileggi, T. Jhaveri, M. Moe, V. Rovner, PDF Solutions, Inc. (United States)</td>
</tr>
<tr>
<td>7641 0S</td>
<td>The role of strong phase shift masks in Intel's DFM infrastructure development [7641-27]</td>
<td>R. Schenker, V. Singh, Y. Borodovsky, Intel Corp. (United States)</td>
</tr>
<tr>
<td>7641 0T</td>
<td>Decomposition strategies for self-aligned double patterning [7641-28]</td>
<td>Y. Ma, GLOBALFOUNDRIES Inc. (United States); J. Sweis, Cadence Design Systems, Inc. (United States); C. Bencher, H. Dai, Y. Chen, Applied Materials, Inc. (United States); J. P. Cain, Y. Deng, J. Kye, H. J. Levinson, GLOBALFOUNDRIES Inc. (United States)</td>
</tr>
<tr>
<td>7641 0U</td>
<td>Towards nanoimprint lithography-aware layout design checking [7641-29]</td>
<td>H. Taylor, D. Boning, Massachusetts Institute of Technology (United States)</td>
</tr>
<tr>
<td>7641 0V</td>
<td>Using a highly accurate self-stop Cu-CMP model in the design flow [7641-30]</td>
<td>K. Izuha, Sony Corp. (Japan); T. Sakairi, S. Shibuki, Sony Semiconductor Kyushu Corp. (Japan); M. Bora, O. Hatem, R. Ghulhazaryan, N. Strecker, J. Wilson, Mentor Graphics Corp. (United States); N. Takeshita, Mentor Graphics Japan Co., Ltd. (Japan)</td>
</tr>
<tr>
<td>7641 0W</td>
<td>Improving copper CMP topography by dummy metal fill co-optimizing electroplating and CMP planarization [7641-31]</td>
<td>L.-F. Chang, Z. Fan, D. Lu, A. Bao, Semiconductor Manufacturing International Corp. (China)</td>
</tr>
</tbody>
</table>

### POSTER SESSION

<table>
<thead>
<tr>
<th>ID</th>
<th>Title</th>
<th>Authors</th>
</tr>
</thead>
</table>
Tracking of design related defects hidden by random defectivity in production environment

J. C. Le Denmat, V. Charbois, L. Tétar, M. C. Luche, G. Kerrien, F. Robert, E. Yesilada, F. Foussadier, STMicroelectronics (France); L. Couturier, Applied Materials France (France); L. Karsenti, M. Geshel, Applied Materials Israel (Israel)

Device performances analysis of standard-cells transistors using silicon simulation and build-in device simulation

E. Shauly, Tower Semiconductor Ltd. (Israel) and Technion-Israel Institute of Technology (Israel); A. Parag, Tower Semiconductor Ltd. (Israel); U. Krispil, Mentor Graphics Corp. (Israel); I. Rotstein, Tower Semiconductor Ltd. (Israel)

Detection of OPC conflict edges through MEEF analysis

L.-F. Chang, C.-I. Choi, Semiconductor Manufacturing International Corp. (China); G. Cheng, A. Vikram, G. Zhang, Anchor Semiconductor, Inc. (China); B. Su, Anchor Semiconductor, Inc. (United States)

Practical use of the repeating patterns in mask writing

M. Shoji, T. Inoue, M. Yamabe, Association of Super-Advanced Electronics Technologies (Japan)

EM calibration based on post OPC layout analysis

A. Sreedhar, S. Kundu, Univ. of Massachusetts Amherst (United States)

OPC on a single desktop: a GPU-based OPC and verification tool for fabs and designers

I. Torunoglu, A. Karakas, E. Elsen, C. Andrus, B. Bremen, P. Thoutireddy, Gauda Inc. (United States)

A GPU-based full-chip inverse lithography solution for random patterns

I. Torunoglu, A. Karakas, E. Elsen, C. Andrus, B. Bremen, B. Dimitrov, J. Ungar, Gauda Inc. (United States)

Line width roughness effects on device performance: the role of the gate width design

V. Constantoudis, E. Gogolides, G. P. Patsis, National Ctr. for Scientific Research Demokritos (Greece)

Author Index
Conference Committee

Symposium Chair

Christopher J. Progler, Photronics, Inc. (United States)

Symposium Cochair

Donis G. Flagello, Nikon Research Corporation of America (United States)

Conference Chair

Michael L. Rieger, Synopsys, Inc. (United States)

Conference Cochair

Joerg Thiele, Consultant (Germany)

Program Committee

Juan-Antonio Carballo, IBM Corporation (United States)
Lars W. Liebmann, IBM Corporation (United States)
Mark E. Mason, Texas Instruments Inc. (United States)
Vivek Singh, Intel Corporation (United States)
John L. Sturtevant, Mentor Graphics Corporation (United States)
Alfred K. Wong, Consultant (United States)

Session Chairs

1 DFM/DPI Keynote Session
Michael L. Rieger, Synopsys, Inc. (United States)
Vivek Singh, Intel Corporation (United States)

2 Design and Lithography Co-optimization
Vivek Singh, Intel Corporation (United States)
Lars W. Liebmann, IBM Corporation (United States)

3 Designing for Manufacturing Uncertainty
Lars W. Liebmann, IBM Corporation (United States)
John L. Sturtevant, Mentor Graphics Corporation (United States)

4 Electrical DFM
John L. Sturtevant, Mentor Graphics Corporation (United States)
Juan-Antonio Carballo, IBM Corporation (United States)
5 Layout Verification and Optimization
Juan-Antonio Carballo, IBM Corporation (United States)
Mark E. Mason, Texas Instruments Inc. (United States)

6 Restrictive and Prescriptive Design Methodologies
Mark E. Mason, Texas Instruments Inc. (United States)
Michael L. Rieger, Synopsys, Inc. (United States)

Poster Session
Joerg Thiele, Consultant (Germany)