10 March 2010 Realizing a 45-nm system on chip in the age of variability
Author Affiliations +
Abstract
In this paper, we present the challenges of the realization of a large 45nm modern Media Processing SoC with multiple design teams distributed across many countries and time zones. We also describe the complex design methodology deployed to ensure the design is "closable" in the timing and manufacturability domain. Silicon variability impacts both the physical integrity and the parametric performance of the design. Lithography and CMP can cause enough context-dependent systematic variations, requiring exhaustive lithography and CMP physical verification and optimization of the layout. We present the physical and electrical DFM methodology at NXP. We will show how NXP has developed a manufacturing-aware design flow based on early prevention, detection and fixing using a hierarchical approach for model-based lithography checks and model-based CMP checks, from IP level to full-chip. We also present results of variability-aware timing sign-off.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Laurent Le Cam, Laurent Le Cam, Andy Appleby, Andy Appleby, Philippe Hurat, Philippe Hurat, Benoit Carpentier, Benoit Carpentier, Kuang-Han Chen, Kuang-Han Chen, Nishath Verghese, Nishath Verghese, } "Realizing a 45-nm system on chip in the age of variability", Proc. SPIE 7641, Design for Manufacturability through Design-Process Integration IV, 764106 (10 March 2010); doi: 10.1117/12.848023; https://doi.org/10.1117/12.848023
PROCEEDINGS
10 PAGES


SHARE
RELATED CONTENT


Back to Top