2 April 2010 Device performances analysis of standard-cells transistors using silicon simulation and build-in device simulation
Author Affiliations +
Abstract
A simple methodology to predict transistors performances due to systematic lithography and etch effects is presented. It is based on physical silicon simulation, followed by device modeling, incorporated in the silicon simulation software. This method enables an easy and efficient analysis of device parameters with the same simulation tool usually used for process analysis. The method is demonstrated on small and large arrays of standard cell blocks, designed for TS013SL (0.13μm Standard Logic for General Purposes) Platform. Electrical parameters, like drive current (Idsat), and Off current (Ioff) were predicted. Comparison between different transistors types, having the same W/L but different layout configuration and various layout environments (around the transistor) was made in terms of performances as well as process variability.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Eitan N. Shauly, Eitan N. Shauly, Allon Parag, Allon Parag, Uri Krispil, Uri Krispil, Israel Rotstein, Israel Rotstein, } "Device performances analysis of standard-cells transistors using silicon simulation and build-in device simulation", Proc. SPIE 7641, Design for Manufacturability through Design-Process Integration IV, 764110 (2 April 2010); doi: 10.1117/12.845622; https://doi.org/10.1117/12.845622
PROCEEDINGS
8 PAGES


SHARE
Back to Top