2 April 2010 Line width roughness effects on device performance: the role of the gate width design
Author Affiliations +
Abstract
The role of the gate width in the effects of Line Width Roughness (LWR) on transistor performance is investigated. Two mathematical results regarding the statistical nature of LWR are presented and discussed. The implications of these results on the effects of LWR on transistor performance are investigated through a 2D modeling approach. It is found that, for fixed LWR induced by manufacturing processes, transistors designed with large gate widths seem to mitigate the degradation effects of LWR on transistor performance.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
V. Constantoudis, V. Constantoudis, E. Gogolides, E. Gogolides, G. P. Patsis, G. P. Patsis, } "Line width roughness effects on device performance: the role of the gate width design", Proc. SPIE 7641, Design for Manufacturability through Design-Process Integration IV, 764116 (2 April 2010); doi: 10.1117/12.853317; https://doi.org/10.1117/12.853317
PROCEEDINGS
8 PAGES


SHARE
Back to Top