Recent advances in high density area array interconnect bonding for 3D integration

J. M. Lannon Jr.; C. Gregory; M. Lueck; A. Huffman; D. Temple; A. J. Moll; W. B. Knowlton

doi:10.1117/12.850305

Translator Disclaimer

23 April 2010 Recent advances in high density area array interconnect bonding for 3D integration

J. M. Lannon Jr., C. Gregory, M. Lueck, A. Huffman, D. Temple, A. J. Moll, W. B. Knowlton

Author Affiliations +

Proceedings Volume 7663, Technologies for Synthetic Environments: Hardware-in-the-Loop Testing XV; 766305 (2010) https://doi.org/10.1117/12.850305
Event: SPIE Defense, Security, and Sensing, 2010, Orlando, Florida, United States

Abstract

The demand for more complex and multifunctional microsystems with enhanced performance characteristics for military applications is driving the electronics industry toward the use of best-of-breed materials and device technologies. Threedimensional (3-D) integration provides a way to build complex microsystems through bonding and interconnection of individually optimized device layers without compromising system performance and fabrication yield. Bonding of device layers can be achieved through polymer bonding or metal-metal interconnect bonding with a number of metalmetal systems. RTI has been investigating and characterizing Cu-Cu and Cu/Sn-Cu processes for high density area array imaging applications, demonstrating high yield bonding between sub-15 μm pads on large area array configurations. This paper will review recent advances in the development of high yield, large area array metal-metal interconnects which enable 3-D integration of heterogeneous materials (e.g. HgCdTe with silicon) and heterogeneous fabrication processes (e.g. infrared emitters or microbolometers with ICs) for imaging and scene projector applications.

Citation Download Citation

J. M. Lannon Jr., C. Gregory, M. Lueck, A. Huffman, D. Temple, A. J. Moll, and W. B. Knowlton "Recent advances in high density area array interconnect bonding for 3D integration", Proc. SPIE 7663, Technologies for Synthetic Environments: Hardware-in-the-Loop Testing XV, 766305 (23 April 2010); https://doi.org/10.1117/12.850305

ACCESS THE FULL ARTICLE