5 May 2010 An analytic formula for determination of simulation runs for analysis of VLSI circuits
Author Affiliations +
Abstract
In this article, an explicit formula is derived for determining appropriate number of simulation runs to estimate the parametric yield or violation probability of VLSI circuits. The formula involves no approximation and thus offers a rigorous control of the statistical error of estimation. Moreover, the formula is substantially less conservative than existing methods and hence can be used to avoid unnecessary computation. The application of the formula is illustrated by the timing analysis of an n-input NAND gate with a capacitive load.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Xinjia Chen, Xinjia Chen, Pradeep Bhattacharya, Pradeep Bhattacharya, Ernest Walker, Ernest Walker, Jiecai Luo, Jiecai Luo, } "An analytic formula for determination of simulation runs for analysis of VLSI circuits", Proc. SPIE 7679, Micro- and Nanotechnology Sensors, Systems, and Applications II, 76792F (5 May 2010); doi: 10.1117/12.852500; https://doi.org/10.1117/12.852500
PROCEEDINGS
12 PAGES


SHARE
Back to Top