Translator Disclaimer
Paper
19 July 2010 Method to implement the CCD timing generator based on FPGA
Author Affiliations +
Abstract
With the advance of the PFPA technology, the design methodology of digital systems is changing. In recent years we develop a method to implement the CCD timing generator based on FPGA and VHDL. This paper presents the principles and implementation skills of the method. Taking a developed camera as an example, we introduce the structure, input and output clocks/signals of a timing generator implemented in the camera. The generator is composed of a top module and a bottom module. The bottom one is made up of 4 sub-modules which correspond to 4 different operation modes. The modules are implemented by 5 VHDL programs. Frame charts of the architecture of these programs are shown in the paper. We also describe implementation steps of the timing generator in Quartus II, and the interconnections between the generator and a Nios soft core processor which is the controller of this generator. Some test results are presented in the end.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Binhua Li, Qian Song, Chun He, Jianhui Jin, and Lin He "Method to implement the CCD timing generator based on FPGA", Proc. SPIE 7742, High Energy, Optical, and Infrared Detectors for Astronomy IV, 77421Y (19 July 2010); https://doi.org/10.1117/12.858196
PROCEEDINGS
9 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT


Back to Top