Translator Disclaimer
17 January 2011 Low-energy silicon-on-insulator ion implanted gratings for optical wafer scale testing
Author Affiliations +
Proceedings Volume 7943, Silicon Photonics VI; 794310 (2011)
Event: SPIE OPTO, 2011, San Francisco, California, United States
Silicon photonics shows tremendous potential for the development of the next generation of ultra fast telecommunication, tera-scale computing, and integrated sensing applications. One of the challenges that must be addressed when integrating a "photonic layer" onto a silicon microelectronic circuit is the development of a wafer scale optical testing technique, similar to that employed today in integrated electronics industrial manufacturing. This represents a critical step for the advancement of silicon photonics to large scale production technology with reduced costs. In this work we propose the fabrication and testing of ion implanted gratings in sub micrometer SOI waveguides, which could be applied to the implementation of optical wafer scale testing strategies. An extinction ratio of over 25dB has been demonstrated for ion implanted Bragg gratings fabricated by low energy implants in submicron SOI rib waveguides with lengths up to 1mm. Furthermore, the possibility of employing the proposed implanted gratings for an optical wafer scale testing scheme is discussed in this work.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Renzo Loiacono, Graham T. Reed, Goran Z. Mashanovich, Russell M. Gwilliam, Giorgio Lulli, Ran Feldesh, and Richard Jones "Low-energy silicon-on-insulator ion implanted gratings for optical wafer scale testing", Proc. SPIE 7943, Silicon Photonics VI, 794310 (17 January 2011);

Back to Top