17 January 2011 Low-power and high-speed SerDes with new dynamic latch and flip-flop for optical interconnect in 180 nm CMOS technology
Author Affiliations +
Abstract
We propose a new dynamic D-latch for low-power high-speed SerDes in chip-to-chip optical interconnect. The overall SerDes circuit uses 3.6 times less number of transistors, with smaller SerDes occupying 50% less area, compared to the previous works. The SerDes operates up to 10 Gbps data rate, and the power consumption is 49.3 mW at 1.8 V, which is 30 % less power.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jamshid Sangirov, Jamshid Sangirov, Ikechi Augustine Ukaegbu, Ikechi Augustine Ukaegbu, Tae-Woo Lee, Tae-Woo Lee, Mu Hee Cho, Mu Hee Cho, Hyo-Hoon Park, Hyo-Hoon Park, } "Low-power and high-speed SerDes with new dynamic latch and flip-flop for optical interconnect in 180 nm CMOS technology", Proc. SPIE 7944, Optoelectronic Interconnects and Component Integration XI, 79440V (17 January 2011); doi: 10.1117/12.876237; https://doi.org/10.1117/12.876237
PROCEEDINGS
8 PAGES


SHARE
RELATED CONTENT

Low power laser driver design in 28nm CMOS for on...
Proceedings of SPIE (September 10 2015)
Analysis of current-mode flip-flops in CMOS technologies
Proceedings of SPIE (April 20 2003)
Multi-Gb/s optical interconnect
Proceedings of SPIE (June 30 1990)
CMOS receiver array with 100 channels on 1 mm2 chip...
Proceedings of SPIE (April 26 2000)
Multi channel clock and data recovery circuit for chip to...
Proceedings of SPIE (February 07 2008)

Back to Top