Paper
4 April 2011 Fast mask writers: technology options and considerations
Author Affiliations +
Abstract
The semiconductor industry is under constant pressure to reduce production costs even as the complexity of technology increases. Lithography represents the most expensive process due to its high capital equipment costs and the implementation of low-k1 lithographic processes, which have added to the complexity of making masks because of the greater use of optical proximity correction, pixelated masks, and double or triple patterning. Each of these mask technologies allows the production of semiconductors at future nodes while extending the utility of current immersion tools. Low-k1 patterning complexity combined with increased data due to smaller feature sizes is driving extremely long mask write times. While a majority of the industry is willing to accept times of up to 24 hours, evidence suggests that the write times for many masks at the 22 nm node and beyond will be significantly longer. It has been estimated that funding on the order of $50M to $90M for non-recurring engineering (NRE) costs will be required to develop a multiple beam mask writer system, yet the business case to recover this kind of investment is not strong. Moreover, funding such a development poses a high risk for an individual supplier. The structure of the mask fabrication marketplace separates the mask writer equipment customer (the mask supplier) from the final customer (wafer manufacturer) that will be most effected by the increase in mask cost that will result if a high speed mask writer is not available. Since no individual company will likely risk entering this market, some type of industry-wide funding model will be needed.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Lloyd C. Litt, Timothy Groves, and Greg Hughes "Fast mask writers: technology options and considerations", Proc. SPIE 7970, Alternative Lithographic Technologies III, 79700X (4 April 2011); https://doi.org/10.1117/12.882945
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Electron beam lithography

Lithography

Semiconducting wafers

Mask making

Optical lithography

Semiconductors

RELATED CONTENT

1D design style implications for mask making and CEBL
Proceedings of SPIE (September 09 2013)
VHSIC - A Test Bed For Advanced Lithography
Proceedings of SPIE (June 29 1984)
Multiple beam mask writers an industry solution to the...
Proceedings of SPIE (September 29 2010)
New mask technology challenges
Proceedings of SPIE (September 05 2001)
Device and lithography contextual mask rule generation
Proceedings of SPIE (May 05 2005)

Back to Top