Enhancing fullchip ILT mask synthesis capability for IC manufacturability

Thomas Cecil; Chris Ashton; David Irby; Lan Luan; D. H. Son; Guangming Xiao; Xin Zhou; David Kim; Bob Gleason; H. J. Lee; W. J. Sim; M. J. Hong; S. G. Jung; S. S. Suh; S. W. Lee

doi:10.1117/12.882814

22 March 2011 Enhancing fullchip ILT mask synthesis capability for IC manufacturability

Thomas Cecil, Chris Ashton, David Irby, Lan Luan, D. H. Son, Guangming Xiao, Xin Zhou, David Kim, Bob Gleason, H. J. Lee, W. J. Sim, M. J. Hong, S. G. Jung, S. S. Suh, S. W. Lee

Author Affiliations +

Proceedings Volume 7973, Optical Microlithography XXIV; 79731C (2011) https://doi.org/10.1117/12.882814
Event: SPIE Advanced Lithography, 2011, San Jose, California, United States

Abstract

It is well known in the industry that the technology nodes from 30nm and below will require model based SRAF / OPC for critical layers to meet production required process windows. Since the seminal paper by Saleh and Sayegh[1][2] thirty years ago, the idea of using inverse methods to solve mask layout problems has been receiving increasing attention as design sizes have been steadily shrinking. ILT in its present form represents an attempt to construct the inverse solution to a constrained problem where the constraints are all possible phenomena which can be simulated, including: DOF, sidelobes, MRC, MEEF, EL, shot-count, and other effects. Given current manufacturing constraints and process window requirements, inverse solutions must use all possible degrees of freedom to synthesize a mask. Various forms of inverse solutions differ greatly with respect to lithographic performance and mask complexity. Factors responsible for their differences include composition of the cost function that is minimized, constraints applied during optimization to ensure MRC compliance and limit complexity, and the data structure used to represent mask patterns. In this paper we describe the level set method to represent mask patterns, which allows the necessary degrees of freedom for required lithographic performance, and show how to derive Manhattan mask patterns from it, which can be manufactured with controllable complexity and limited shot-counts. We will demonstrate how full chip ILT masks can control e-beam write-time to the level comparable to traditional OPC masks, providing a solution with maximized lithographic performance and manageable cost of ownership that is vital to sub-30nm node IC manufacturing.

Citation Download Citation

Thomas Cecil, Chris Ashton, David Irby, Lan Luan, D. H. Son, Guangming Xiao, Xin Zhou, David Kim, Bob Gleason, H. J. Lee, W. J. Sim, M. J. Hong, S. G. Jung, S. S. Suh, and S. W. Lee "Enhancing fullchip ILT mask synthesis capability for IC manufacturability", Proc. SPIE 7973, Optical Microlithography XXIV, 79731C (22 March 2011); https://doi.org/10.1117/12.882814

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available