3 June 2011 NIOS II processor-based acceleration of motion compensation techniques
Author Affiliations +
This paper focuses on the hardware acceleration of motion compensation techniques suitable for the MPEG video compression. A plethora of representative motion estimation search algorithms and the new perspectives are introduced. The methods and designs described here are qualified for medical imaging area where are involved larger images. The structure of the processing systems considered has a good fit for reconfigurable acceleration. The system is based in a platform like FPGA working with the Nios II Microprocessor platform applying C2H acceleration. The paper shows the results in terms of performance and resources needed.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Diego González, Diego González, Guillermo Botella, Guillermo Botella, Soumak Mookherjee, Soumak Mookherjee, Uwe Meyer-Bäse, Uwe Meyer-Bäse, Anke Meyer-Bäse, Anke Meyer-Bäse, } "NIOS II processor-based acceleration of motion compensation techniques", Proc. SPIE 8058, Independent Component Analyses, Wavelets, Neural Networks, Biosystems, and Nanoengineering IX, 80581C (3 June 2011); doi: 10.1117/12.883684; https://doi.org/10.1117/12.883684


DSP-based real-time video encoding
Proceedings of SPIE (April 18 2000)
4:1 checkerboard algorithm for motion estimation
Proceedings of SPIE (November 13 1996)
A new video surveillance system based on AVS
Proceedings of SPIE (August 19 2010)
Status of the emerging ITU T H.264 ISO...
Proceedings of SPIE (November 20 2002)

Back to Top