20 May 2011 Rolling partial prefix-sums to speedup evaluation of uniform and affine recurrence equations
Author Affiliations +
Abstract
As multithreaded and reconfigurable logic architectures play an increasing role in high-performance computing (HPC), the scientific community is in need for new programming models for efficiently mapping existing applications to the new parallel platforms. In this paper, we show how we can effectively exploit tightly coupled fine-grained parallelism in architectures such as GPU and FPGA to speedup applications described by uniform recurrence equations. We introduce the concept of rolling partial-prefix sums to dynamically keep track of and resolve multiple dependencies without having to evaluate intermediary values. Rolling partial-prefix sums are applicable in low-latency evaluation of dynamic programming problems expressed as uniform or affine equations. To assess our approach, we consider two common problems in computational biology, hidden Markov models (HMMER) for protein motif finding and the Smith-Waterman algorithm. We present a platform independent, linear time solution to HMMER, which is traditionally solved in bilinear time, and a platform independent, sub-linear time solution to Smith-Waterman, which is normally solved in linear time.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Narayan Ganesan, Narayan Ganesan, Roger D. Chamberlin, Roger D. Chamberlin, Jeremy Buhler, Jeremy Buhler, Michela Taufer, Michela Taufer, } "Rolling partial prefix-sums to speedup evaluation of uniform and affine recurrence equations", Proc. SPIE 8060, Modeling and Simulation for Defense Systems and Applications VI, 806003 (20 May 2011); doi: 10.1117/12.884896; https://doi.org/10.1117/12.884896
PROCEEDINGS
8 PAGES


SHARE
RELATED CONTENT

Development of three-dimensional memory (3D-M)
Proceedings of SPIE (October 11 2016)
J2EE-based integrated telecom network management
Proceedings of SPIE (April 14 2004)
On-the-fly reconfigurable logic
Proceedings of SPIE (February 27 2005)

Back to Top