3 May 2011 Dynamically reconfigurable router for NoC congestion reduction
Author Affiliations +
Multiprocessor System-on-Chip (MPSoCs) are emerging as one of the technologies providing a way to support the growing design complexity of embedded systems including several types of cores. The interconnection among cores of a MPSoC is proposed to be provided by Networks-on-Chip (NoC). In real applications it is usual to find different interconnection needs amongst cores, so distinct bandwidth is needed in each node of a NoC. Since larger FIFOs in NoC routers provide larger throughputs and smaller latencies, depths are usually sized for the worst case, compromising not only the routing area, but power consumption. In this paper, a reconfigurable router with a dynamic sharing mechanism of buffers at the input channels is proposed to reduce congestion in the network. In this situation, a channel may dynamically lend or borrow some non-used buffer units to or from neighboring channels, in accordance to the connection rates. The proposed reconfigurable router architecture was embedded in the Hermes NoC. The main advantages of the Hermes are its small size and modular design. This, as well as the open source approach, have lead to the selection of this NoC. The basic element of Hermes is a router with five bi-directional ports employing an XY routing algorithm. FIFO buffering is present only at the input channel, with all channels having the same buffer depth defined at design time. The proposed reconfigurable router has been coded in VHDL at RTL level from the adaptation of the Hermes router to fit into the proposed scheme. Results obtained from the simulation of the router under scenarios with different traffic characteristics and percentage of shared buffer, show that mean latency can be reduced up to a 30% in comparison to the original router.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Juan E. Rosales, Juan E. Rosales, Félix Tobajas, Félix Tobajas, Valentín de Armas, Valentín de Armas, José A. Mori, José A. Mori, Roberto Sarmiento, Roberto Sarmiento, } "Dynamically reconfigurable router for NoC congestion reduction", Proc. SPIE 8067, VLSI Circuits and Systems V, 80670H (3 May 2011); doi: 10.1117/12.887473; https://doi.org/10.1117/12.887473


Optical J K flip flop using switching property of Mach...
Proceedings of SPIE (February 21 2017)
Multi-granularity optical switching networks test-bed
Proceedings of SPIE (December 05 2005)
Parallel DSP with memory and I/O processors
Proceedings of SPIE (September 20 1998)
160Gbps all-optical packet switch demonstrator
Proceedings of SPIE (November 18 2007)

Back to Top