Paper
26 May 2011 3D interconnect metrology in CMS/ITRI
Y. S. Ku, D. M. Shyu, W. T. Hsu, P. Y. Chang, Y. C. Chen, H. L. Pang
Author Affiliations +
Abstract
Semiconductor device packaging technology is rapidly advancing, in response to the demand for thinner and smaller electronic devices. Three-dimensional chip/wafer stacking that uses through-silicon vias (TSV) is a key technical focus area, and the continuous development of this novel technology has created a need for non-contact characterization. Many of these challenges are novel to the industry due to the relatively large variety of via sizes and density, and new processes such as wafer thinning and stacked wafer bonding. This paper summarizes the developing metrology that has been used during via-middle & via-last TSV process development at EOL/ITRI. While there is a variety of metrology and inspection applications for 3D interconnect processing, the main topics covered here are via CD/depth measurement, thinned wafer inspection and wafer warpage measurement.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Y. S. Ku, D. M. Shyu, W. T. Hsu, P. Y. Chang, Y. C. Chen, and H. L. Pang "3D interconnect metrology in CMS/ITRI", Proc. SPIE 8082, Optical Measurement Systems for Industrial Inspection VII, 80820I (26 May 2011); https://doi.org/10.1117/12.889401
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers

Silicon

Copper

3D metrology

Metrology

Confocal microscopy

Reflectivity

RELATED CONTENT

In-line metrology of 3D interconnect processes
Proceedings of SPIE (April 03 2012)
Advances in process overlay
Proceedings of SPIE (August 22 2001)
Optical Properties Of Thin Silicides Layers
Proceedings of SPIE (October 13 1986)

Back to Top