16 September 2011 FAPEC in an FPGA: a simple low-power solution for data compression in space
Author Affiliations +
Abstract
Future space missions are based on a new generation of instruments. These missions find a serious constraint in the telemetry system, which cannot download to ground the large volume of data generated. Hence, data compression algorithms are often mandatory in space, despite the modest processing power usually available on-board. We present here a compact solution implemented in hardware for such missions. FAPEC is a lossless compressor which typically can outperform the CCSDS 121.0 recommendation on realistic data sets. With efficiencies higher than 90% of the Shannon limit in most cases - even in presence of noise or outliers - FAPEC has been successfully validated in its software version as a robust low-complexity alternative to the recommendation. This work describes the FAPEC implementation on an FPGA, targeting the space-qualified Actel RTAX family. We prove that FAPEC is hardwarefriendly and that it does not require external memory. We also assess the correct operation of the prototype for an initial throughput of 32 Mbits/s with very low power consumption (about 20 mW). Finally, we discuss further potential applications of FAPEC, and we set the basis for the improvements that will boost FAPEC performance beyond the 100 Mbit/s level.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Alberto G. Villafranca, Shan Mignot, Jordi Portell, Enrique García-Berro, "FAPEC in an FPGA: a simple low-power solution for data compression in space", Proc. SPIE 8157, Satellite Data Compression, Communications, and Processing VII, 81570I (16 September 2011); doi: 10.1117/12.895138; https://doi.org/10.1117/12.895138
PROCEEDINGS
9 PAGES


SHARE
Back to Top