15 August 2011 Development of control circuits for the CCD stereo camera of Chang'E-1 satellite based on FPGA
Author Affiliations +
Abstract
The CCD Stereo Camera is a principal science payload on board the Chang'E-1 (CE-1) satellite, developed and launched by China for the first Lunar Exploration Program. The principal task of the camera is to take image of the lunar surface in the visible band and obtains three-dimensional lunar terrain. The CCD Stereo Camera is designed based on threelinear array photogrammetric theories. The focal plane of the camera is comprised of a frame transfer CCD with size of 1024x1024 pixels. There are only three lines to be used to form a three-linear array, and the other lines are not used. The timing and control circuits of the camera are designed based on FPGA. An Actel's anti-fuse based FPGA, A1020B, is available, but the speed and logical resources of the device both are limited. This paper describes the design requirements, considerations and trade-off subject to the constraints. Especially, A novel logic circuit is introduced to generate the pulses with width of about 10ns~20ns with constraint of 8MHz external clock, which is used to design correlated double sampling (CDS) control signals and CCD reset signal. Finally, the result of flying verifications on-board of the timing and control circuits are also described.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yong-qiang Duan, Yong-qiang Duan, De-sheng Wen, De-sheng Wen, Wei Gao, Wei Gao, Pei-yun Zheng, Pei-yun Zheng, Bao-chang Zhao, Bao-chang Zhao, } "Development of control circuits for the CCD stereo camera of Chang'E-1 satellite based on FPGA", Proc. SPIE 8196, International Symposium on Photoelectronic Detection and Imaging 2011: Space Exploration Technologies and Applications, 819614 (15 August 2011); doi: 10.1117/12.900345; https://doi.org/10.1117/12.900345
PROCEEDINGS
9 PAGES


SHARE
RELATED CONTENT

Single-chip CCD waveform generator and sequencer
Proceedings of SPIE (July 08 1998)
Nios II implementation in CCD camera for Pi of the...
Proceedings of SPIE (December 27 2007)
Circuit design of an EMCCD camera
Proceedings of SPIE (September 24 2012)
High speed CCD camera at NAOC
Proceedings of SPIE (June 14 2006)

Back to Top