CONFERENCE PROCEEDINGS
Advanced Search >
Home > Proceedings > Volume 8326 > Article
13 March 2012 Model based OPC for implant layer patterning considering wafer topography proximity (W3D) effects
Songyi Park; Hyungjoo Youn; Noyoung Chung; Jaeyeol Maeng; Sukjoo Lee; Jahum Ku; Xiaobo Xie; Song Lan; Mu Feng; Venu Vellanki; Joobyoung Kim; Stanislas Baron; Hua-Yu Liu; Stefan Hunsche; Soung-Su Woo; Seung-Hoon Park; Jong-Tai Yoon
Author Affiliations +
Proceedings Volume 8326, Optical Microlithography XXV; 83260O (2012) https://doi.org/10.1117/12.918000
Event: SPIE Advanced Lithography, 2012, San Jose, California, United States
Abstract
Implant layer patterning is becoming challenging with node shrink due to decreasing critical dimension (CD) and usage of non-uniform reflective substrates without bottom anti-reflection coating (BARC). Conventional OPC models are calibrated on a uniform silicon substrate and the model does not consider any wafer topography proximity effects from sub-layers. So the existing planar OPC model cannot predict the sub-layer effects such as reflection and scattering of light from substrate and non-uniform interfaces. This is insufficient for layers without BARC, e.g., implant layer, as technology node shrinks. For 45-nm and larger nodes, the wafer topography proximity effects in implant layer have been ignored or compensated using rule based OPC. When the node reached 40 nm and below, the sub-layer effects cause undesired CD variation and resist profile change. Hence, it is necessary to model the wafer topography proximity effects accurately and compensate them by model based OPC. Rigorous models can calculate the wafer topography proximity effects quite accurately if well calibrated. However, the run time for model calibration and OPC compensation are long by rigorous models and they are not suitable for full chip applications. In this paper, we demonstrate an accurate and rapid method that considers wafer topography proximity effects using a kernel based model. We also demonstrate application of this model for full chip OPC on implant layers.
© (2012) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Citation Download Citation
Songyi Park, Songyi Park, Hyungjoo Youn, Hyungjoo Youn, Noyoung Chung, Noyoung Chung, Jaeyeol Maeng, Jaeyeol Maeng, Sukjoo Lee, Sukjoo Lee, Jahum Ku, Jahum Ku, Xiaobo Xie, Xiaobo Xie, Song Lan, Song Lan, Mu Feng, Mu Feng, Venu Vellanki, Venu Vellanki, Joobyoung Kim, Joobyoung Kim, Stanislas Baron, Stanislas Baron, Hua-Yu Liu, Hua-Yu Liu, Stefan Hunsche, Stefan Hunsche, Soung-Su Woo, Soung-Su Woo, Seung-Hoon Park, Seung-Hoon Park, Jong-Tai Yoon, Jong-Tai Yoon, } "Model based OPC for implant layer patterning considering wafer topography proximity (W3D) effects", Proc. SPIE 8326, Optical Microlithography XXV, 83260O (13 March 2012); doi: 10.1117/12.918000; https://doi.org/10.1117/12.918000
ACCESS THE FULL ARTICLE
PERSONAL SIGN IN
Full access may be available with your subscription
 
Forgot your username?
Forgot your password?
No SPIE account? Create an account
or Institutional Sign In via Shibboleth
PURCHASE THIS CONTENT
SUBSCRIBE TO DIGITAL LIBRARY
50 downloads per 1-year subscription
Members: $195
Non-members: $335 ADD TO CART
25 downloads per 1 - year subscription
Members: $145
Non-members: $250 ADD TO CART
PURCHASE SINGLE ARTICLE
Includes PDF, HTML & Video, when available
Members: $14.40
Non-members: $18.00 ADD TO CART
PROCEEDINGS
 7 PAGES
DOWNLOAD PDF + SAVE TO MY LIBRARY
SHARE
GET CITATION
< Previous Article
|
Next Article >
KEYWORDS
RELATED CONTENT
Subscribe to Digital Library
Receive Erratum Email Alert
Back to Top