27 February 2013 Towards 3D plasmonic circuits: controlled coupling to multilevel plasmonic circuits
Author Affiliations +
Proceedings Volume 8630, Optoelectronic Interconnects XIII; 86300E (2013) https://doi.org/10.1117/12.2002367
Event: SPIE OPTO, 2013, San Francisco, California, United States
Abstract
We propose a surface plasmon multilevel coupler based on the orthogonal junction coupling technique between silicon nanowires and plasmonic slot waveguides (PSWs). It couples light of different polarizations from a silicon nanowire into multilevel plasmonic networks. Two orthogonal PSWs are employed to guide each polarization to its respective port. The proposed structure splits the polarizations and allows for simultaneous processing at different horizontal layers. Our device overcomes inherent polarization limitation in plasmonic structures by providing multilevel optical signal processing. This ability of controlling polarization can be exploited to achieve 3-D multilevel plasmonic circuits and polarization controlled chip to chip channel. Our device is of a compact size and a wideband operation. The device utilizes both quasi-TE and quasi-TM polarizations to allow for increased optical processing capability. The crosstalk is minimal between the two polarizations propagating in two different levels. We achieve -4.5 dB transmission efficiency at a wavelength of 1.55 μm for the different polarizations in the respective ports. A transmission efficiency of -21 dB is achieved in the subsidiary port. We analyze and simulate the structure using the FDTD method. The proposed device can be utilized in integrated chips for optical signal processing and optical computations.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Mohamed H. El Sherif, Mohamed H. El Sherif, Osman S. Ahmed, Osman S. Ahmed, Mohamed H. Bakr, Mohamed H. Bakr, Mohamed A. Swillam, Mohamed A. Swillam, } "Towards 3D plasmonic circuits: controlled coupling to multilevel plasmonic circuits", Proc. SPIE 8630, Optoelectronic Interconnects XIII, 86300E (27 February 2013); doi: 10.1117/12.2002367; https://doi.org/10.1117/12.2002367
PROCEEDINGS
9 PAGES


SHARE
Back to Top