Design of a pseudo-log image transform IP in an HLS-based memory management framework

Shahzad Ahmad Butt; Stéphane Mancini; Frédéric Rousseau; Luciano Lavagno

doi:10.1117/12.2004272

19 February 2013 Design of a pseudo-log image transform IP in an HLS-based memory management framework

Shahzad Ahmad Butt, Stéphane Mancini, Frédéric Rousseau, Luciano Lavagno

Proceedings Volume 8656, Real-Time Image and Video Processing 2013; 86560B (2013) https://doi.org/10.1117/12.2004272
Event: IS&T/SPIE Electronic Imaging, 2013, Burlingame, California, United States

Abstract

The pseudo-log image transform is essentially a logarithmic transformation that simulates the distribution of the eye’s photoreceptors and finds application in many important areas of real time image and video processing such as motion detection and estimation in robots and foveated space variant cameras. It belongs to a family of non-linear image processing kernels in which references made to memory are non-linear functions of loop indices. Non-linear kernels need some form of memory management in order to achieve the required throughput, to minimize on-chip memory and to maximize possible data re-use. In this paper we present the design of a pseudo-log image processing hardware accelerator IP, integrated with different interpolation filtering techniques, using a memory management framework. The framework can automatically generate a memory hierarchy around the IP and a data transfer controller that facilitates data exchange with main memory. The memory hierarchy reduces on-chip memory requirements, optimizes throughput and increases data-reuse. The design of the IP is fully performed at the algorithmic level in C/C++. The algorithmic description is profiled within the framework to create a customized memory hierarchy, also described at the synthesizable algorithmic level. Finally, high level synthesis is used to perform hardware design space exploration and performance estimation. Experiments show that the generated memory hierarchy is able to feed the IP with a very high bandwidth even in presence of long external memory latencies.

Citation Download Citation

Shahzad Ahmad Butt, Stéphane Mancini, Frédéric Rousseau, and Luciano Lavagno "Design of a pseudo-log image transform IP in an HLS-based memory management framework", Proc. SPIE 8656, Real-Time Image and Video Processing 2013, 86560B (19 February 2013); https://doi.org/10.1117/12.2004272

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
15 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Image processing

Image compression

Nonlinear image processing

Clocks

Anisotropic filtering

Field programmable gate arrays

Image filtering

Show All Keywords

Keywords/Phrases

Search In:

Publication Years