13 March 2013 A hardware implementation of a levelset algorithm for carotid lumen segmentation in CTA
Author Affiliations +
Proceedings Volume 8669, Medical Imaging 2013: Image Processing; 86691V (2013) https://doi.org/10.1117/12.2007231
Event: SPIE Medical Imaging, 2013, Lake Buena Vista (Orlando Area), Florida, United States
Abstract
This work presents a novel hardware implementation of a levelset algorithm for carotid lumen segmentation in computed tomography. We propose to use a field programmable gate array (FPGA) to iteratively solve the underlying finite difference scheme. A FPGA processor can be programmed to have a dedicated hardware architecture including specific data path and processor core design with different types of parallelizations which is fully tailored and optimized toward its application. The method has been applied to ten carotid bifurcation of six stroke patients and the results have been compared to the results obtained from the same method implemented in C++. Visual inspections revealed similar segmentation results. The average computation time in software was 1663 ± 86 seconds, the computation time on the FPGA processor was 28 seconds yielding approximately a 60-fold speed-up which to our knowledge has been unmmatched before for this class of algorithms.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
André van der Avoird, André van der Avoird, Ning Lin, Ning Lin, Bram van Ginneken, Bram van Ginneken, Rashindra Manniesing, Rashindra Manniesing, } "A hardware implementation of a levelset algorithm for carotid lumen segmentation in CTA", Proc. SPIE 8669, Medical Imaging 2013: Image Processing, 86691V (13 March 2013); doi: 10.1117/12.2007231; https://doi.org/10.1117/12.2007231
PROCEEDINGS
5 PAGES


SHARE
RELATED CONTENT


Back to Top