12 April 2013 Multiple-step process window aware OPC for hyper-NA lithography
Author Affiliations +
To avoid the dramatically diminishing of lithography process window as the shrink of design rule, the implementation of process-aware optical proximity correction (PWOPC) has been indispensable. The conventional PWOPC is capable of reducing CD variation at off-focus-off-dose conditions for the worst hotspot but some new weak points might be generated due to over compensation from compromising with the worst hotspot. In this paper, a so-called “multiple-step process aware OPC”, was demonstrated for maintaining better process window for all hotspots via damascene metal layer in 43nm half-pitch design. Through isolating the hotspots from the chip layout, different CD tolerances can be applied for the various types of hotspots to avoid the conflicts between different requirements. Increased levels of CD-tolerance could be applied in the multiple-step PWOPC flow for the layout with a great number of weak points. The ultimate aim of the multiple-step PWOPC operation is maintaining sufficient process window for entire layout. The performance comparison was carried out among nominal OPC, conventional PWOPC and multiple-step PWOPC flows for contour CD within appropriate process window, turn around time of layout correction and CD distribution of hotspots.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
C. T. Hsuan, C. T. Hsuan, C. M. Hu, C. M. Hu, Fred Lo, Fred Lo, Elvis Yang, Elvis Yang, T. H. Yang, T. H. Yang, K. C. Chen, K. C. Chen, Chih-Yuan Lu, Chih-Yuan Lu, } "Multiple-step process window aware OPC for hyper-NA lithography", Proc. SPIE 8683, Optical Microlithography XXVI, 868323 (12 April 2013); doi: 10.1117/12.2011061; https://doi.org/10.1117/12.2011061


Combinational optical rule check on hotspot detection
Proceedings of SPIE (March 28 2018)
Contact mask optimization and SRAF design
Proceedings of SPIE (March 16 2009)
Process window and interlayer aware OPC for the 32 nm...
Proceedings of SPIE (March 27 2007)
Intelligent visualization of lithography violations
Proceedings of SPIE (March 21 2007)

Back to Top