28 January 2013 FPGA implementation of digital down converter using CORDIC algorithm
Author Affiliations +
Proceedings Volume 8760, International Conference on Communication and Electronics System Design; 87601K (2013) https://doi.org/10.1117/12.2012307
Event: International Conference on Communication and Electronics System Design, 2013, Jaipur, India
Abstract
In radio receivers, Digital Down Converters (DDC) are used to translate the signal from Intermediate Frequency level to baseband. It also decimates the oversampled signal to a lower sample rate, eliminating the need of a high end digital signal processors. In this paper we have implemented architecture for DDC employing CORDIC algorithm, which down converts an IF signal of 70MHz (3G) to 200 KHz baseband GSM signal, with an SFDR greater than 100dB. The implemented architecture reduces the hardware resource requirements by 15 percent when compared with other architecture available in the literature due to elimination of explicit multipliers and a quadrature phase shifter for mixing.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ashok Agarwal, Ashok Agarwal, Boppana Lakshmi, Boppana Lakshmi, "FPGA implementation of digital down converter using CORDIC algorithm", Proc. SPIE 8760, International Conference on Communication and Electronics System Design, 87601K (28 January 2013); doi: 10.1117/12.2012307; https://doi.org/10.1117/12.2012307
PROCEEDINGS
6 PAGES


SHARE
Back to Top