28 January 2013 Reliable circuit analysis and design using nanoscale devices
Author Affiliations +
Proceedings Volume 8760, International Conference on Communication and Electronics System Design; 87602C (2013) https://doi.org/10.1117/12.2012516
Event: International Conference on Communication and Electronics System Design, 2013, Jaipur, India
Abstract
The miniaturization of the devices into nanoscale has enabled ultra high density chips, but at the cost of increased defect density. In this manuscript, Markov Random Field (MRF) approach is used to evaluate the device reliability in the presence of high defect density. Both hard and soft errors have been considered. We have presented a NANOLAB based fault model of 8-bit full adder, basic building block being 2:1 multiplexer. At each level, a Triple Modular Redundancy (TMR) is employed to enhance reliability. The results are compared with another 8-bit full adder, designed using logic gates. Assuming defect rate up to 10%, the circuits are evaluated for stuck at faults. Further, we have augmented the NANOLAB tool to include a design library of various types of flip flops. A 4-bit SISO right shift register is used as vehicle for exemplifying our approach. The fault tolerant approach N-Modular Redundancy (NMR) is compared at different levels of granularity and for varying levels of N. It is observed that NMR fails to provide the device fault tolerance when defect rate is higher than a threshold value.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Renu Kumawat, Renu Kumawat, Vineet Sahula, Vineet Sahula, M. S. Gaur, M. S. Gaur, "Reliable circuit analysis and design using nanoscale devices ", Proc. SPIE 8760, International Conference on Communication and Electronics System Design, 87602C (28 January 2013); doi: 10.1117/12.2012516; https://doi.org/10.1117/12.2012516
PROCEEDINGS
8 PAGES


SHARE
RELATED CONTENT

Packed arithmetic on a prefix adder (PAPA)
Proceedings of SPIE (December 05 2002)
A digital logic nanowire for reliability enhancement
Proceedings of SPIE (March 30 2010)
A Venture Capital View Of Technology Transfer
Proceedings of SPIE (March 10 1976)
Rounding in redundant digit floating point systems
Proceedings of SPIE (December 23 2003)

Back to Top