Translator Disclaimer
Paper
28 May 2013 FPGA-based implementation for steganalysis: a JPEG-compatibility algorithm
Author Affiliations +
Proceedings Volume 8764, VLSI Circuits and Systems VI; 876407 (2013) https://doi.org/10.1117/12.2017476
Event: SPIE Microtechnologies, 2013, Grenoble, France
Abstract
Steganalysis is a process to detect hidden data in cover documents, like digital images, videos, audio files, etc. This is the inverse process of steganography, which is the used method to hide secret messages. The widely use of computers and network technologies make digital files very easy-to-use means for storing secret data or transmitting secret messages through the Internet. Depending on the cover medium used to embed the data, there are different steganalysis methods. In case of images, many of the steganalysis and steganographic methods are focused on JPEG image formats, since JPEG is one of the most common formats. One of the main important handicaps of steganalysis methods is the processing speed, since it is usually necessary to process huge amount of data or it can be necessary to process the on-going internet traffic in real-time. In this paper, a JPEG steganalysis system is implemented in an FPGA in order to speed-up the detection process with respect to software-based implementations and to increase the throughput. In particular, the implemented method is the JPEG-compatibility detection algorithm that is based on the fact that when a JPEG image is modified, the resulting image is incompatible with the JPEG compression process.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
E. Gutierrez-Fernandez, M. Portela-García, C. Lopez-Ongil, and M. Garcia-Valderas "FPGA-based implementation for steganalysis: a JPEG-compatibility algorithm", Proc. SPIE 8764, VLSI Circuits and Systems VI, 876407 (28 May 2013); https://doi.org/10.1117/12.2017476
PROCEEDINGS
7 PAGES


SHARE
Advertisement
Advertisement
Back to Top