Implement of time division multiplexing high speed programmable viterbi decoder IP core

Lan Wu; Qiliang Chen

doi:10.1117/12.2012476

14 March 2013 Implement of time division multiplexing high speed programmable Viterbi decoder IP core

Lan Wu, Qiliang Chen

Proceedings Volume 8768, International Conference on Graphic and Image Processing (ICGIP 2012); 87685U (2013) https://doi.org/10.1117/12.2012476
Event: 2012 International Conference on Graphic and Image Processing, 2012, Singapore, Singapore

Abstract

The programmable Time Division multiplexing high Viterbi decoder IP core is studied in this paper. According to the characteristics of multiple communication system, the method of programmable time-division multiplexing is puts forward, the high-performance and less resource occupy IP core is designed. Based on SMIC 0.18um CMOS technology, the ASIC of IP core is test. The test results show that the IP core areas, power and frequency could satisfy demand of real-time communication.

Citation Download Citation

Lan Wu and Qiliang Chen "Implement of time division multiplexing high speed programmable Viterbi decoder IP core", Proc. SPIE 8768, International Conference on Graphic and Image Processing (ICGIP 2012), 87685U (14 March 2013); https://doi.org/10.1117/12.2012476

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available