24 January 2013 16-Kbit SPI phase change memory chip with ECC scheme
Author Affiliations +
Proceedings Volume 8782, 2012 International Workshop on Information Storage and Ninth International Symposium on Optical Storage; 87820G (2013) https://doi.org/10.1117/12.2018644
Event: 2012 International Workshop on Information Data Storage and Ninth International Symposium on Optical Storage, 2012, Shanghai, China
Abstract
A serial peripheral interface (SPI) 16-Kbit phase change memory chip based on 0.13μm CMOS process is designed. It contains a parallel error correcting code (ECC) circuit, which can correct 2 bits in every 8 bits without clock delay, enabling the write and read operations performed at bus speed. All the data transfers in 8-bit groups and can be read or written with write protection scheme by unlimited cycle, in which address can automatically increase one by one. Simulation results show that the chip can work correctly in SPI mode and with ECC scheme. It is now under testing.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yiyun Zhang, Houpeng Chen, Zhitang Song, Xi Li, Xiao Hong, Qian Wang, Rong Jin, Zhaomin Wang, Daolin Cai, "16-Kbit SPI phase change memory chip with ECC scheme", Proc. SPIE 8782, 2012 International Workshop on Information Storage and Ninth International Symposium on Optical Storage, 87820G (24 January 2013); doi: 10.1117/12.2018644; https://doi.org/10.1117/12.2018644
PROCEEDINGS
6 PAGES


SHARE
RELATED CONTENT

Design of a novel pulse current source chip used in...
Proceedings of SPIE (January 24 2013)
Optimization of a PCRAM Chip for high speed read and...
Proceedings of SPIE (October 12 2016)
Hybrid long wavelength IR sensor based on a linear array...
Proceedings of SPIE (February 09 2001)
Integrated circuit interface for artificial skins
Proceedings of SPIE (May 29 2007)
Development of dual-rate MIL-STD-1773A data bus transceiver
Proceedings of SPIE (October 18 1996)

Back to Top