Paper
13 March 2013 A GPU-paralleled implementation of an enhanced face recognition algorithm
Hao Chen, Xiyang Liu, Shuai Shao, Jiguo Zan
Author Affiliations +
Abstract
Face recognition algorithm based on compressed sensing and sparse representation is hotly argued in these years. The scheme of this algorithm increases recognition rate as well as anti-noise capability. However, the computational cost is expensive and has become a main restricting factor for real world applications. In this paper, we introduce a GPU-accelerated hybrid variant of face recognition algorithm named parallel face recognition algorithm (pFRA). We describe here how to carry out parallel optimization design to take full advantage of many-core structure of a GPU. The pFRA is tested and compared with several other implementations under different data sample size. Finally, Our pFRA, implemented with NVIDIA GPU and Computer Unified Device Architecture (CUDA) programming model, achieves a significant speedup over the traditional CPU implementations.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hao Chen, Xiyang Liu, Shuai Shao, and Jiguo Zan "A GPU-paralleled implementation of an enhanced face recognition algorithm", Proc. SPIE 8783, Fifth International Conference on Machine Vision (ICMV 2012): Computer Vision, Image Analysis and Processing, 87830C (13 March 2013); https://doi.org/10.1117/12.2012506
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Facial recognition systems

Detection and tracking algorithms

MATLAB

Computer programming

Compressed sensing

Parallel computing

Computer architecture

RELATED CONTENT

A symbol-by-symbol decoding algorithm of 3GPP MBMS Raptor
Proceedings of SPIE (March 13 2013)
Linear Bregman algorithm implemented in parallel GPU
Proceedings of SPIE (August 05 2015)
A high efficient and fast kNN algorithm based on CUDA
Proceedings of SPIE (July 19 2010)
Miniaturized real-time processor for image sequence analysis
Proceedings of SPIE (September 01 1990)

Back to Top