13 March 2013 High-speed area-efficient and power-aware multiplier design using approximate compressors along with bottom-up tree topology
Author Affiliations +
Abstract
Estimating arithmetic is a design paradigm for DSP hardware. By allowing structurally incomplete arithmetic circuits to occasionally perform imprecise calculations, higher performance can be achieved in many different electronic systems. By means of approximate compressor design and bottom-up tree topology, this paper presents a novel approach of implementing high-speed, area-efficient and power-aware multipliers. Experimental results are given to show the applicability and effectiveness of our proposed approach.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jieming Ma, Ka Lok Man, Nan Zhang, Sheng-Uei Guan, Taikyeong Ted. Jeong, "High-speed area-efficient and power-aware multiplier design using approximate compressors along with bottom-up tree topology", Proc. SPIE 8784, Fifth International Conference on Machine Vision (ICMV 2012): Algorithms, Pattern Recognition, and Basic Technologies, 87841Z (13 March 2013); doi: 10.1117/12.2014353; https://doi.org/10.1117/12.2014353
PROCEEDINGS
9 PAGES


SHARE
RELATED CONTENT


Back to Top