7 March 2014 Embedded FIR filter design for real-time refocusing using a standard plenoptic video camera
Author Affiliations +
A novel and low-cost embedded hardware architecture for real-time refocusing based on a standard plenoptic camera is presented in this study. The proposed layout design synthesizes refocusing slices directly from micro images by omitting the process for the commonly used sub-aperture extraction. Therefore, intellectual property cores, containing switch controlled Finite Impulse Response (FIR) filters, are developed and applied to the Field Programmable Gate Array (FPGA) XC6SLX45 from Xilinx. Enabling the hardware design to work economically, the FIR filters are composed of stored product as well as upsampling and interpolation techniques in order to achieve an ideal relation between image resolution, delay time, power consumption and the demand of logic gates. The video output is transmitted via High-Definition Multimedia Interface (HDMI) with a resolution of 720p at a frame rate of 60 fps conforming to the HD ready standard. Examples of the synthesized refocusing slices are presented.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Christopher Hahne, Christopher Hahne, Amar Aggoun, Amar Aggoun, "Embedded FIR filter design for real-time refocusing using a standard plenoptic video camera", Proc. SPIE 9023, Digital Photography X, 902305 (7 March 2014); doi: 10.1117/12.2042495; https://doi.org/10.1117/12.2042495


Ghost removing for HDR real-time video stream generation
Proceedings of SPIE (April 28 2016)
Real-time depth processing for embedded platforms
Proceedings of SPIE (April 30 2017)
Real-time imaging system applied to human movement analysis
Proceedings of SPIE (November 01 1999)
Digital scan converter for nonstandard camera images
Proceedings of SPIE (December 27 1999)
A Time Delay And Integration Camera For Machine Vision
Proceedings of SPIE (March 31 1990)

Back to Top