Paper
31 March 2014 Modeling the lithography of ion implantation resists on topography
Author Affiliations +
Abstract
With emerging technologies, such as fin-based field-effect transistors (finFETs), the structures, which define the functionality of a device, have added one dimension in the patterning and are now three-dimensional. Lithography for CMOS patterning becomes more complicated for finFETs given the three-dimensional substrate structure, and the resist modeling targeting this issue is yet to be fully investigated. Here, we present lithographic simulations on topography relevant for finFET devices compatible with nodes down to 10 nm. We investigate the influence of different materials and of the additional optical complexity due to the topography and density of the gates and fins.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Gustaf Winroth, Alessandro Vaglio Pret, Monique Ercken, Stewart A. Robinson, and John J. Biafore "Modeling the lithography of ion implantation resists on topography", Proc. SPIE 9052, Optical Microlithography XXVII, 90520Z (31 March 2014); https://doi.org/10.1117/12.2046298
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Lithography

Optical lithography

Silicon

Ion implantation

Light wave propagation

3D modeling

Critical dimension metrology

RELATED CONTENT

3D lithography for implant applications
Proceedings of SPIE (March 29 2013)
CD budget analysis on hole pattern in EUVL
Proceedings of SPIE (March 16 2007)
Study of impacts of mask structure on hole pattern in...
Proceedings of SPIE (October 30 2007)

Back to Top