31 March 2014 Pattern-based full-chip process verification
Author Affiliations +
Abstract
This paper discusses a novel pattern based standalone process verification technique that meets with current and future needs for semiconductor manufacturing of memory and logic devices. The choosing the right process verification technique is essential to bridge the discrepancy between the intended and the printed pattern. As the industry moving to very low k1 patterning solutions at each technology node, the challenges for process verification are becoming nightmare for lithography engineers, such as large number of possible verification defects and defect disposition. In low k1 lithography, demand for full-chip process verification is increasing. Full-chip process verification is applied post to process and optical proximity correction (OPC) step. The current challenges in process verification are large number of defects reported, disposition difficulties, long defect review times, and no feedback provided to OPC. The technique presented here is based on pattern based verification where each reported defects are classified in terms of patterns and these patterns are saved to a database. Later this database is used for screening incoming new design prior to OPC step.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Changsheng Ying, Changsheng Ying, Yongjun Kwon, Yongjun Kwon, Paul Fornari, Paul Fornari, Gökhan Perçin, Gökhan Perçin, Anwei Liu, Anwei Liu, } "Pattern-based full-chip process verification", Proc. SPIE 9052, Optical Microlithography XXVII, 905212 (31 March 2014); doi: 10.1117/12.2046045; https://doi.org/10.1117/12.2046045
PROCEEDINGS
6 PAGES


SHARE
Back to Top