28 March 2014 Synthesis of lithography test patterns through topology-oriented pattern extraction and classification
Author Affiliations +
Abstract
Comprehensive and compact test patterns are crucial to the development of new semiconductor technology. In particular, the random nature of routing layers tends to create many hotspots, corresponding to patterns which are difficult to predict. Conventional group of test patterns consists of parametric typical patterns and real layout clips, which contain a lot of redundancy. The paper addresses a problem of generating comprehensive yet compact group of test patterns for random routing layers. A new method of pattern extraction and classification is proposed to solve the problem.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Seongbo Shim, Woohyun Chung, Youngsoo Shin, "Synthesis of lithography test patterns through topology-oriented pattern extraction and classification", Proc. SPIE 9053, Design-Process-Technology Co-optimization for Manufacturability VIII, 905305 (28 March 2014); doi: 10.1117/12.2046142; https://doi.org/10.1117/12.2046142
PROCEEDINGS
10 PAGES


SHARE
Back to Top