28 March 2014 Gate double patterning strategies for 10nm node FinFET devices
Author Affiliations +
Amorphous silicon (a-Si) gates with a length of 20nm have been obtained in a ‘line & cut’ double patterning process. The first pattern was printed with EUV photoresist and had a critical dimension close to 30nm, which imposed a triple challenge on the etch: limited photoresist budget, high line width roughness and significant CD reduction. Combining a plasma pre-etch treatment of the photoresist with the etch of the appropriate hard mask underneath successfully addressed the two former challenges, while the latter one was overcome by spreading the CD reduction on the successive layers of the stack.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hubert Hody, Hubert Hody, Vasile Paraschiv, Vasile Paraschiv, David Hellin, David Hellin, Tom Vandeweyer, Tom Vandeweyer, Guillaume Boccardi, Guillaume Boccardi, Kaidong Xu, Kaidong Xu, "Gate double patterning strategies for 10nm node FinFET devices", Proc. SPIE 9054, Advanced Etch Technology for Nanopatterning III, 905407 (28 March 2014); doi: 10.1117/12.2045647; https://doi.org/10.1117/12.2045647

Back to Top