28 August 2014 The data processing unit of the NISP instrument of the Euclid mission
Author Affiliations +
In this paper we describe the status of the development of the Data Processing Unit (DPU) of the Near-Infrared Spectro- Photometer (NISP) of the Euclid mission. The architecture of this unit is described, along with the Detector Control Unit (DCU), which operates the 16 HAWAII-2RG (H2RG), composing the NISP Focal Plane Array (FPA), by an equivalent number of SIDECAR systems. The design is evolved from the previous phases, with the implementation of a different approach in the data processing and consequently with the implementation of a large data buffer. The approach in implementing failure tolerance on this unit is described in detail; effort has been made to realize an architecture in which the impact of a single failure can be limited, in the worst case, to the loss of only one detector (out of 16). The main requirements driving the design are also described, in order to emphasize the most challenging areas and the foreseen solutions. The foreseen implementation of the on-board processing pipeline is also described, along with the basic interactions with the Instrument Control Unit (ICU) and with the Mass Memory Unit (MMU). Finally, we outline the on going activity for DPU/DCU bread-boarding.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
L. Corcione, L. Corcione, S. Ligori, S. Ligori, V. Capobianco, V. Capobianco, F. Bortoletto, F. Bortoletto, C. Bonoli, C. Bonoli, M. D'Alessandro, M. D'Alessandro, A. Longoni, A. Longoni, R. Grimoldi, R. Grimoldi, L. Valenziano, L. Valenziano, } "The data processing unit of the NISP instrument of the Euclid mission", Proc. SPIE 9143, Space Telescopes and Instrumentation 2014: Optical, Infrared, and Millimeter Wave, 914331 (28 August 2014); doi: 10.1117/12.2056819; https://doi.org/10.1117/12.2056819


Time and clock synchronization with AFCK for CBM
Proceedings of SPIE (September 10 2015)
The prototype readout chain for CBM using the AFCK board...
Proceedings of SPIE (September 10 2015)
The firmware of the front end driver for the data...
Proceedings of SPIE (September 14 2010)
Architecture of a multichannel multispectral imaging processor
Proceedings of SPIE (September 09 2001)
Hyper Suprime-Cam: back-end electronics for CCD readout
Proceedings of SPIE (July 08 2008)

Back to Top