Translator Disclaimer
25 July 2014 VERITAS 2.0 a multi-channel readout ASIC suitable for the DEPFET arrays of the WFI for Athena
Author Affiliations +
VERITAS 2.0 is a multi-channel readout ASIC for pnCCDs and DEPFET arrays. The main chip application is the readout of the DEPFET pixel arrays of the Wide Field Imager for the Athena mission. Every readout channel implements a trapezoidal weighting function and it is based on a fully differential architecture. VERITAS 2.0 is the first ASIC able to readout the DEPFETs both in source follower mode and in drain current mode. The drain readout should make it possible to achieve a processing time of about 2-3 μs/line with an electronics noise ≤ 5 electrons r.m.s.. The main concept and first measurements are presented.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Matteo Porro, Davide Bianchi, Giulio De Vita, Sven Herrmann, Andreas Wassatsch, Alexander Bähr, Bettina Bergbauer, Norbert Meidinger, Sabine Ott, and Johannes Treis "VERITAS 2.0 a multi-channel readout ASIC suitable for the DEPFET arrays of the WFI for Athena", Proc. SPIE 9144, Space Telescopes and Instrumentation 2014: Ultraviolet to Gamma Ray, 91445N (25 July 2014);


Readout electronics for nuclear applications (RENA) IC
Proceedings of SPIE (November 10 1998)
Hybrid infrared focal-plane signal and noise modeling
Proceedings of SPIE (November 01 1991)
Progress in the study of CdZnTe strip detectors
Proceedings of SPIE (July 07 1997)
58 X 62 Insb Focal Plane Array For Infrared Astronomy
Proceedings of SPIE (October 13 1986)

Back to Top