21 November 2014 High-definition video display based on the FPGA and THS8200
Author Affiliations +
Abstract
This paper presents a high‐definition video display solution based on the FPGA and THS8200. THS8200 is a video decoder chip launched by TI company, this chip has three 10-bit DAC channels which can capture video data in both 4:2:2 and 4:4:4 formats, and its data synchronization can be either through the dedicated synchronization signals HSYNC and VSYNC, or extracted from the embedded video stream synchronization information SAV / EAV code. In this paper, we will utilize the address and control signals generated by FPGA to access to the data‐storage array, and then the FPGA generates the corresponding digital video signals YCbCr. These signals combined with the synchronization signals HSYNC and VSYNC that are also generated by the FPGA act as the input signals of THS8200. In order to meet the bandwidth requirements of the high‐definition TV, we adopt video input in the 4:2:2 format over 2×10-bit interface. THS8200 is needed to be controlled by FPGA with I2C bus to set the internal registers, and as a result, it can generate the synchronous signal that is satisfied with the standard SMPTE and transfer the digital video signals YCbCr into analog video signals YPbPr. Hence, the composite analog output signals YPbPr are consist of image data signal and synchronous signal which are superimposed together inside the chip THS8200. The experimental research indicates that the method presented in this paper is a viable solution for high‐definition video display, which conforms to the input requirements of the new high‐definition display devices.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jia Qian, Jia Qian, Xiubao Sui, Xiubao Sui, } "High-definition video display based on the FPGA and THS8200", Proc. SPIE 9296, International Symposium on Optoelectronic Technology and Application 2014: Advanced Display Technology; Nonimaging Optics: Efficient Design for Illumination and Solar Concentration, 92960D (21 November 2014); doi: 10.1117/12.2072452; https://doi.org/10.1117/12.2072452
PROCEEDINGS
6 PAGES


SHARE
Back to Top