13 March 2015 Design considerations for a low-noise CMOS image sensor
Author Affiliations +
This paper reports a Low-Noise CMOS Image Sensor. Low-noise operation is achieved owing to the combination of a noise-enhanced pixel, the use of a two-step ADC architecture and the analysis, and the optimization thereof, of the noise contributed by the readout channel. The paper basically gathers the sensor architecture, the ADC converter architecture, the outcome of the noise analysis and some basic characterization data. The general low-noise design framework is discussed in the companion presentation.
© (2015) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ana González-Márquez, Ana González-Márquez, Alexandre Charlet, Alexandre Charlet, Alberto Villegas, Alberto Villegas, Francisco Jiménez-Garrido, Francisco Jiménez-Garrido, Fernando Medeiro, Fernando Medeiro, Rafael Domínguez-Castro, Rafael Domínguez-Castro, Ángel Rodríguez-Vázquez, Ángel Rodríguez-Vázquez, "Design considerations for a low-noise CMOS image sensor", Proc. SPIE 9403, Image Sensors and Imaging Systems 2015, 94030P (13 March 2015); doi: 10.1117/12.2087381; https://doi.org/10.1117/12.2087381


On noise in time-delay integration CMOS image sensors
Proceedings of SPIE (May 12 2016)
Noise In Charge Injection Device (CID) Image Sensors
Proceedings of SPIE (December 11 1979)
A low noise wide dynamic range CMOS image sensor with...
Proceedings of SPIE (February 28 2008)
Latent and apparent image quality metrics
Proceedings of SPIE (July 29 2002)

Back to Top