You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
10 April 2015Stack and topography verification as an enabler for computational metrology target design
Computational metrology target design requires both an accurate metrology simulation engine and an accurate geometric model. This paper deals with the later. Optical critical dimension metrology and cross-section SEM are demonstrated as two useful methods of geometric model verification with differing capabilities. Specifically, a methodology is proposed which allows the metrology engineer to quantify the level of accuracy required by the model as a function of the tolerable uncertainty in the prediction of metrology performance metrics. The methodology identifies a subset of model parameters which need to be verified enabling the metrology engineer to invest the minimum effort in stack and topography verification which will lead to performing target designs on the first design round.
The alert did not successfully save. Please try again later.
Michael E. Adel, Inna Tarshish-Shapir, David Gready, Mark Ghinovker, Chen Dror, Stephane Godny, "Stack and topography verification as an enabler for computational metrology target design," Proc. SPIE 9424, Metrology, Inspection, and Process Control for Microlithography XXIX, 94240D (10 April 2015); https://doi.org/10.1117/12.2086084