Topology and context-based pattern extraction using line-segment Voronoi diagram

Sandeep Kumar Dey; Panagiotis Cheilaris; Nathalie Casati; Maria Gabrani; Evanthia Papadopoulo

doi:10.1117/12.2085547

18 March 2015 Topology and context-based pattern extraction using line-segment Voronoi diagram

Sandeep Kumar Dey, Panagiotis Cheilaris, Nathalie Casati, Maria Gabrani, Evanthia Papadopoulo

Author Affiliations +

Proceedings Volume 9427, Design-Process-Technology Co-optimization for Manufacturability IX; 942706 (2015) https://doi.org/10.1117/12.2085547
Event: SPIE Advanced Lithography, 2015, San Jose, California, United States

Abstract

Early identification of problematic patterns in real designs is of great value as the lithographic simulation tools face significant timing challenges. To reduce the processing time such a tool selects only a fraction of possible patterns,which have a probable area of failure, with the risk of missing some problematic patterns. In this paper, we introduce a fast method to automatically extract patterns based on their structure and context, using the Voronoi diagram of VLSI design shapes. We first identify possible problematic locations, represented as gauge centers, and then use the derived locations to extract windows and problematic patterns from the design layout. The problematic locations are prioritized by the shape and proximity information of design polygons. We performed experiments for pattern selection in a portion of a 22nm random logic design layout. The design layout had 38584 design polygons (consisting of 199946 line-segments) on layer Mx, and 7079 markers generated by an Optical Rule Checker (ORC) tool. We verified our approach by comparing the coverage of our extracted patterns to the ORC generated markers.

Citation Download Citation

Sandeep Kumar Dey, Sandeep Kumar Dey, Panagiotis Cheilaris, Panagiotis Cheilaris, Nathalie Casati, Nathalie Casati, Maria Gabrani, Maria Gabrani, Evanthia Papadopoulo, Evanthia Papadopoulo, "Topology and context-based pattern extraction using line-segment Voronoi diagram", Proc. SPIE 9427, Design-Process-Technology Co-optimization for Manufacturability IX, 942706 (18 March 2015); doi: 10.1117/12.2085547; https://doi.org/10.1117/12.2085547

ACCESS THE FULL ARTICLE

PERSONAL SIGN IN
Full access may be available with your subscription

Email or Username Forgot your username?

Password Forgot your password?

Show

Remember Email/Username on this computer

Remember Password

No SPIE account? Create an account
or Institutional Sign In via Shibboleth

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $14.40

Non-members: $18.00 ADD TO CART

Show All Keywords

Keywords/Phrases

Search In:

Publication Years