11 September 2015 Algorithmic synthesis using Python compiler
Author Affiliations +
Proceedings Volume 9662, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2015; 96623J (2015) https://doi.org/10.1117/12.2205609
Event: XXXVI Symposium on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments (Wilga 2015), 2015, Wilga, Poland
Abstract
This paper presents a python to VHDL compiler. The compiler interprets an algorithmic description of a desired behavior written in Python and translate it to VHDL. FPGA combines many benefits of both software and ASIC implementations. Like software, the programmed circuit is flexible, and can be reconfigured over the lifetime of the system. FPGAs have the potential to achieve far greater performance than software as a result of bypassing the fetch-decode-execute operations of traditional processors, and possibly exploiting a greater level of parallelism. This can be achieved by using many computational resources at the same time. Creating parallel programs implemented in FPGAs in pure HDL is difficult and time consuming. Using higher level of abstraction and High-Level Synthesis compiler implementation time can be reduced. The compiler has been implemented using the Python language. This article describes design, implementation and results of created tools.
© (2015) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Radoslaw Cieszewski, Radoslaw Cieszewski, Ryszard Romaniuk, Ryszard Romaniuk, Krzysztof Pozniak, Krzysztof Pozniak, Maciej Linczuk, Maciej Linczuk, } "Algorithmic synthesis using Python compiler", Proc. SPIE 9662, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2015, 96623J (11 September 2015); doi: 10.1117/12.2205609; https://doi.org/10.1117/12.2205609
PROCEEDINGS
8 PAGES


SHARE
RELATED CONTENT

Python based high-level synthesis compiler
Proceedings of SPIE (December 15 2014)
RPython high-level synthesis
Proceedings of SPIE (September 27 2016)
Reconfigurable logic design case
Proceedings of SPIE (July 01 2002)
An RNS public key cryptography accelerator
Proceedings of SPIE (January 10 2007)

Back to Top