Translator Disclaimer
Paper
11 September 2015 Unit testing-based approach for reconfigurable logic controllers verification
Author Affiliations +
Proceedings Volume 9662, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2015; 96623V (2015) https://doi.org/10.1117/12.2205922
Event: XXXVI Symposium on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments (Wilga 2015), 2015, Wilga, Poland
Abstract
The paper presents unit testing-based approach to FPGA design in-circuit verification. Presented methodology is dedicated to modular reconfigurable logic controllers, but other ip-cores and systems can be verified as well. The speed and reproducibility of tests is key for rapid system prototyping, where the quality and reliability of the system is significance. Typically FPGA are programmed by means single (full) bitstream. Specific devices are able to be reconfigured partially. Usually the partial reconfiguration is a part of the design functionality. It enables the minimization of used resources or provides specific functionality like system adaptation. The paper presents the use of the partial reconfiguration as a toll for the designer. The unit testing approach well know form software engineering was adopted to modular logic controllers development. The simulation process results waveform files, the waveform can be used for synthesizable test bench generation.
© (2015) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Michał Doligalski, Jacek Tkacz, Arkadiusz Bukowiec, and Tomasz Gratkowski "Unit testing-based approach for reconfigurable logic controllers verification", Proc. SPIE 9662, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2015, 96623V (11 September 2015); https://doi.org/10.1117/12.2205922
PROCEEDINGS
9 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Knowledge-based IC-CAD software reuse
Proceedings of SPIE (March 22 1996)
Solving graph problems with dynamic computation structures
Proceedings of SPIE (October 21 1996)
Egret: a platform for a reconfigurable system-on-chip
Proceedings of SPIE (March 30 2004)
Rapid prototyping of 802.11 wireless modems
Proceedings of SPIE (March 30 2004)

Back to Top