Translator Disclaimer
Paper
8 October 2015 A method of image multi-resolution processing based on FPGA + DSP architecture
Author Affiliations +
Proceedings Volume 9675, AOPC 2015: Image Processing and Analysis; 96752A (2015) https://doi.org/10.1117/12.2201126
Event: Applied Optics and Photonics China (AOPC2015), 2015, Beijing, China
Abstract
In real-time image processing, with the improvement of resolution and frame rate of camera imaging, not only the requirement of processing capacity is improving, but also the requirement of the optimization of process is improving. With regards to the FPGA + DSP architecture image processing system, there are three common methods to overcome the challenge above. The first is using higher performance DSP. For example, DSP with higher core frequency or with more cores can be used. The second is optimizing the processing method, make the algorithm to accomplish the same processing results but spend less time. Last but not least, pre-processing in the FPGA can make the image processing more efficient. A method of multi-resolution pre-processing by FPGA based on FPGA + DSP architecture is proposed here. It takes advantage of built-in first in first out (FIFO) and external synchronous dynamic random access memory (SDRAM) to buffer the images which come from image detector, and provides down-sampled images or cut-down images for DSP flexibly and efficiently according to the request parameters sent by DSP. DSP can thus get the degraded image instead of the whole image to process, shortening the processing time and transmission time greatly. The method results in alleviating the burden of image processing of DSP and also solving the problem of single method of image resolution reduction cannot meet the requirements of image processing task of DSP.
© (2015) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Xiaohan Peng, Sheng Zhong, and Hongqiang Lu "A method of image multi-resolution processing based on FPGA + DSP architecture", Proc. SPIE 9675, AOPC 2015: Image Processing and Analysis, 96752A (8 October 2015); https://doi.org/10.1117/12.2201126
PROCEEDINGS
6 PAGES


SHARE
Advertisement
Advertisement
Back to Top