Over time, there has been an evolution in the types of problems that have been the focus of lithography R&D. (Fig. 1) An example of the rise of activity on a specific topic in lithography R&D over a period of time is illustrated in Fig. 2. A few papers on resolution enhancement techniques (RETs) were presented at the SPIE Advanced Lithography Symposium in 1989 and 1990, and this was followed by several years of a much higher level of activity. Early lithographers worked on solutions for practical problems. Theoretical modeling was introduced and developed over time to greater levels of sophistication, eventually resulting in the resolution enhancement techniques (RETs) and optical proximity corrections (OPC) that are in common use today. During the time periods in which these methods were being developed, numerous research and development engineers at multiple companies worked on them. In this paper, the evolution of activity in lithography R&D will be described.
PRIOR ERAS OF LITHOGRAPHY R&D
The practical era
Successful application of lithography to semiconductor processing required that a number of practical problems first be solved. This will be illustrated by two examples. The first example involves a well-known phenomenon that is addressed in the processing of photoresist, that of edge-bead, where a thick ring of resist is created at the edges of wafers when resist is spin-coated. This edge-bead can be problematic, leading to defects and focus issues if not removed. Consequently, special techniques have been developed for removing the edge-bead.1 In the early days of semiconductor lithography, the edge-bead was large. During investigations into the impact of the shape of the wafer edge on edge-bead it was found that beveled wafer edges resulted in smaller edge-bead.2 Moreover, it was also found with beveling that the elimination of the sharp corner at the wafer edge resulted in significantly reduced wafer breakage, providing additional motivation for beveling wafers at the edge.
Another practical problem addressed several decades ago was related to adhesion promotion. Hexamethyldisilazane (HMDS) had long been used to promote the adhesion of photoresist. Initially, HMDS was applied in liquid form to wafers immediately prior to resist coating. The HMDS was somewhat effective at displacing the water physisorbed on the wafer surface, but only partially so. An improved adhesion promotion process, needed for ensuring adhesion of the smaller features that were being patterned as a result of scaling, consisted of first heating the wafers in a vacuum to drive off the water, and then introducing the HMDS in vapor form. Initially, vapor priming was a batch process, with cassettes of wafers placed into ovens. (Fig. 3.) Later this technique was adapted for integration into wafer track processing tools. The vapor prime process had several advantages over the prior application of HMDS in liquid form. First, the increased degree of water displacement improved the efficacy of adhesion promotion, which became necessary as feature sizes became smaller. The application of HMDS in vapor rather than liquid form resulted in fewer defects, and it reduced chemical consumption.
Early modeling and simulation
A significant advance in lithographic technology occurred when theoretical simulations were introduced, starting with a model created for characterizing positive resist photochemistry by Dill and co-workers.4 This was followed by the creation of SAMPLE, which was an early computer program for simulating projection lithography.5 SAMPLE was accessible by many lithographers, enabling the widespread use of simulation for understanding problems in lithography.The power of simulation was manifested early. For example, there had long been speculation that optical lithography would be limited by depth-of-focus and would need replacement by other lithographic technologies, such as x-ray or ebeam lithography. Early simulations showed that optical lithography was quite extensible by use of shorter optical wavelengths and practical increases in numerical aperture.6 Early exposures using shorter wavelengths did not provide as much improvement in resolution as expected from consideration of optical images, but application of the Dill model revealed the need to optimize resist optical parameters.7 Building on the foundation established with SAMPLE, additional simulation programs became available, increasing further the application of modeling and simulation for understanding and solving problems in lithography.8
Thin film interference effects and high reflection from substrates coated with aluminum films were problems for early stepper lithography. (Fig. 4) SAMPLE and other early simulation software could be used to predict standing waves and other manifestations of substrate reflections, but often merely the application of simple equations enabled the identification of solutions to problems resulting from reflections from the substrate.9 As simple as this modeling was, it differed from the earlier era of lithography, in which few equations would appear in papers on lithography.
In keeping with the increased focus on numerical calculations, process monitoring also became more quantitative. Early process control monitors were often of a pass/fail nature, and sometimes involved only visual inspection of monitor structures, rather than parametric measurement. This situation changed rapidly, and there was sufficient interest in measurements that a stand-alone metrology conference was added to the SPIE Advanced Lithography Symposium in 1987. Quantitative measurements were critical for improvements in process control, starting with the application of basic statistical process control and leading eventually to automatic process control.10
Resolution enhancement techniques
Investigations into imaging led to the discovery by lithographers of earlier work by microscopists on the use of off-axis illumination for enhancing resolution.11,12,13 Nearly concurrent with interest in off-axis illumination was heightened interest in phase-shifting, a technique that had been introduced earlier.14 The increase in the amount of activity in resolution enhancement R&D is illustrated in Fig. 2. Only one or two papers on RETs appeared at the SPIE Advanced Lithography Symposium in 1989 and 1990, but this number quickly increased to over 20 papers by 1992. The graph in Fig. 2 exemplifies how a good idea becomes recognized and leads to widespread activity on the method. Investigations into RETs relied heavily on simulation, illustrating how one set of improvements in lithography was based on earlier advances.
There were additional consequences to theoretical explorations of RETs. The simulations showed what types of exposure conditions were required for good resolution and depth-of-focus, and these provided guidance to the makers of exposure tools on what hardware enhancements were needed. For example, earlier models of wafer steppers had fixed numerical aperture and conventional illumination with fixed partial coherence. This gave way to wafer steppers that had variable numerical apertures and variable partial coherence. Later, exposure tools with annular and other forms of offaxis illumination became available.15
Optical proximity corrections
As capabilities improved for resolving small features, a new set of phenomena started to be observed. For example, when printing lines with identical mask dimensions, the resulting linewidths were dependent upon whether the line was isolated from other patterns or part of a dense pattern. It was possible to compensate for this effect by adjusting the dimension of the features on the mask, depending upon their proximity to other features. This compensation came to be known as optical proximity16 corrections, or OPC.
There were other types of patterns, besides long lines, in which it was found efficacious to modify the pattern on the mask in order to print something on the wafer that more closely approximated the designer’s intent. For example, it was long noted that square patterns on masks printed as circles on wafers, with the high spatial-frequency corners being optically filtered.17 Others noted that when trying to print rectangles, if the narrow dimension was printed on target, the longer axis would print too short.18 A way to fix this problem was to lengthen the rectangles on the mask so a pattern with the desired dimensions would be printed on the wafer. Similarly, adding serifs to the corners of squares on the mask would allow for printing less round patterns on the wafer. Although these issues with shortening and corners were not a consequence of proximity of one pattern shape to another, the modifications to the mask to achieve a desired shape on the wafer have still come to be referred to as optical proximity corrections, or OPC. The number of papers on OPC presented at the SPIE Advanced Lithography Symposium is shown in Fig. 5. There was a significant jump in the number of papers between 1993 and 1994, with some fall-off after 1995. With continuing advances, OPC remains a topic of papers presented at the SPIE Advanced Lithography Symposium.
During the transition between 45-nm and 32-nm logic nodes there was not a concurrent significant increase in the resolution of optical exposure tools. As a consequence, to achieve the desired pitches, patterning was required at values of k1= 0.35 and lower. Even with well-stocked RET and OPC toolboxes, at such values for k1 it became impossible to pattern logic layouts that were direct shrinks of prior designs or ones with only minor modification. This necessitated substantial changes in design styles, and close interactions and cooperation became required between lithographers and designers. For example, unidirectional lines and spaces are more easily patterned at low values of k1 than complex 2- dimensional shapes. However, significant layout effort was required to avoid enlarged logic cells with this new design style.19 Sometimes it was necessary to add levels to the process in order to achieve desired cell sizes, but this would add to overall wafer costs.
The need for greater collaboration between lithographers and designers took another quantum leap with the introduction of multiple patterning.20 In addition to the usual design-rule restrictions based on feature size and shape, specific layouts that could not be composed into two patterning steps became prohibited. Electronic design automation (EDA) tools that traditionally had been solely the province of designers needed inputs from lithographers for applications involving interconnects made with multiple patterning.
Defining new technology nodes has become increasingly complicated. Because of design restrictions, shrinks are no longer proportional to changes in pitches. Rather, the size of actual logic and memory cells needs to be determined, after which routing efficiency needs to be calculated. In combination with estimations of wafer costs, the value proposition of a new technology node, in terms of cost per transistor, can be determined. (Fig. 6)
An additional set of lithography R&D activities has focused on changes in the wavelength used for leading-edge lithography, and there have been several such transitions since the first use of wafer steppers as exposure tools. With each transition associated with a new exposure wavelength, new capabilities are required in resists, masks, exposure tools, metrology and process control, so each transition is accompanied by a significant amount of research and development in lithography at the new wavelength. Shown in Fig. 7 is the trend in the number of papers on DUV lithography in the SPIE Advanced Lithography Symposium proceedings. For DUV lithography, the increase in the number of papers was more gradual than for RETs, shown in Fig. 2. This was a consequence of a significant number of issues encountered in the early days of DUV lithography, such as poor laser reliability and resist t-topping. It should be noted that the number of papers involving deep-UV lithography eventually grew very large, but often the wavelength aspect of the papers was not referenced, since deep-UV wavelengths became standard for leading-edge lithography for a period of several years, and the actual focus of those papers was often some other aspect of lithography, such as overlay or design-for-manufacturability.
The transition from immersion ArF lithography to EUV lithography is the most recent change of wavelength under consideration. EUV lithography has been the subject of increasing levels research and development, and by 2010 there were sufficient submissions to the SPIE Advanced Lithography Symposium that a separate EUV Lithography Conference was warranted. Additionally, in the 2016 Symposium, on the topic of EUV resist materials, there are multiple joint sessions between the EUV Lithography and Advances in Patterning Materials and Processes Conferences. Similar to the situation encountered previously with DUV lithography, the magnitude of the challenges associated with EUV lithography has resulted in a state where the number of papers on EUV lithography has remained high and is not expected to taper rapidly, as was the case for several of the other topics that were the focus of R&D interest over short periods of time but then became part of background knowledge.
WHAT IS NEXT
With the resolution provided by the short EUV wavelength, aerial images of very small features by projection lithography are made possible. For example, 20 nm pitches can be resolved with a k1 of 0.35 and a numerical aperture of 0.5. However, full “entitlement” of EUV’s optical resolution has not been yet achieved with current 0.33 NA tools. With a k1 of 0.35 and a numerical aperture of 0.33, 28 nm pitch resolution should be achieved, but pitches >30 nm are typically achieved, at least with good pattern fidelity. One factor limiting usable resolution is line-edge roughness (LER). It has become appreciated that LER results in large measures from quantum effects, such as photon shot noise and molecular inhomogeneity. As dimensions shrink, such effects can only increase in significance.
For example, it is worth considering length scales. An adamantane molecule, a common constituent of photoresists, is shown in Fig. 8. Such a molecule is 0.5-0.6 nm long. With nominal features that are 10 nm wide, a single molecule represents 5-6% of the linewidth. Achieving low levels of LER will clearly require considerations at the mesomolecular, if not molecular scale. Further scaling will require that molecular-level effects and their manifestations on process control be addressed.
At different points in time lithographers have focused on a variety of technical problems, appropriate and pertinent for those times. The solutions that were generated were not just applied and then left behind, but instead they have been added to the base of knowledge for lithographers to make further advances. Today’s focus is on EUV lithography, but requires solutions of practical issues and will require the application of advanced resolution enhancement techniques, OPC and lithography-design co-optimization. The manifestations of molecular-level effects have also become evident when trying to take full advantage of the optical resolution potential of EUV lithography.
Bill Moffat and Nicol Williams-Pruitt of Yield Engineering Systems provided the picture of a vapor prime oven (Fig. 3). Dr. Anindarupa Chunder and Dr. Shruba Gangopadhyay (UC Davis) provided data on molecular sizes. (Fig. 8)
Jekauc, I.,Watt, M., and Tiffany, J., “Necessity of chemical edge bead removal in modern-day lithographic processing” SPIE Vol. 5376, pp. 1255-1263 (2004).Google Scholar
This picture was provided by Bill Moffatt of Yield Engineering Systems.Google Scholar
Dill, F. H, Hornberger, W.P., Hauge, P.S. and Shaw, J.M., “Characterization of positive photoresist,” IEEE Trans. Electr. Dev. ED-22(7), pp. 445–452 (1975).Google Scholar
Oldham, W.,Nandgaonkar, S, Neureuther, A. and O’Toole, M. “A general simulator for VLSI lithography and etching processes: part I–application to projection lithography,” IEEE Trans. Electr. Dev. ED-26, pp. 717–722 (1980).Google Scholar
Levinson, H. J., and Arnold, W. H., “Focus: the critical parameter for submicron lithography,” J. Vac. Sci. Technol.5(1), pp. 293–298 (1987).Google Scholar
Sewell, H., and I. Friedman. "High-resolution imagery: the matching of optical and resist systems in the mid-UV."Proc. SPIE 922, pp. 328-334 (1988).Google Scholar
Mack, C. “PROLITH: A comprehensive optical lithography model,” Proc. SPIE 538, pp. 207-220 (1985).Google Scholar
Arnold, W. H. and Levinson, H. J. “High-resolution optical lithography using an optimized single-layer photoresist process,” Proc. Kodak Microelectron. Sem. pp. 80–92 (1983).Google Scholar
Bode, C.A., Toprac, A.J., Edwards, R.D. and Edgar, T.F., “Lithography overlay controller formulation,” Proc. SPIE 4182, pp. 2-11 (2000).Google Scholar
Reynolds, G. O. “A concept for a high resolution, optical lithographic system for producing one-half micron linewidths,” Proc. SPIE 633, pp. 228–238 (1986).Google Scholar
Fehrs, D. L., Lovering, H. B, and Scruton, R. T., “Illuminator modification of an optical aligner,” KTI Microelectron. Sem. pp. 217–230 (1989).Google Scholar
Mack, C. A., “Optimum stepper performance through image manipulation,” KTI Microelectron. Sem. pp. 209–216 (1989).Google Scholar
Levenson, M. D., Viswanathan, N. S., Simpson, R.A., “Improving resolution in photolithography with a phaseshifting mask,” IEEE Trans. Electron. Dev. ED-29 (12), pp. 1828–1836 (1982).Google Scholar
Rogoff, R., Davies, G., Mulkens, J., de Klerk, J., van Oorschot, P., Kalmbach, G., Wangler, J. and Rupp, W. “Photolithography using the AERIAL™ illuminator in a variable NA wafer stepper,” Proc. SPIE 2726, pp. 54–70 (1996).Google Scholar
Rosenbluth, A. E, Goodman, D., Lin, B. J., “A critical examination of submicron optical lithography using simulated projection images,” J. Vac. Sci. Technol. B1(4), pp. 1190-11995 (1983).Google Scholar
Starikov, A. “Use of a single size square serif for variable print bias compensation in microlithography: method, design and practice,” Proc. SPIE 1088, pp. 34–46 (1989).Google Scholar
Chien, P. and Chen, M. “Proximity effects in submicron optical lithography,” Proc. SPIE 772, pp. 35–40 (1987).Google Scholar
Kye, J., “Technology and Design Co-Optimization for the era of “Big Dat”,” 28th International Microprocesses and Nanotechnology Conference (2015).Google Scholar
Kye, J., Ma, Y., Yuan, L., Deng, Y., Yoshida, H., Levinson, H. J. “Lithography and Design Integration - New Paradigm for the Technology Architecture Development” Custom Integrated Circuits Conference (CICC), IEEE (2012).Google Scholar