Translator Disclaimer
8 March 2016 Scan direction induced charging dynamics and the application for detection of gate to S/D shorts in logic devices
Author Affiliations +
Gate to source/drain (S/D) short is the most common and detrimental failure mechanism for advanced process technology development in Metal-Oxide-Semiconductor-Field-Effect-Transistor (MOSFET) device manufacturing. Especially for sub-1Xnm nodes, MOSFET device is more vulnerable to gate-S/D shorts due to the aggressive scaling. The detection of this kind of electrical short defect is always challenging for in-line electron beam inspection (EBI), especially new shorting mechanisms on atomic scale due to new material/process flow implementation. The second challenge comes from the characterization of the shorts including identification of the exact shorting location. In this paper, we demonstrate unique scan direction induced charging dynamics (SDCD) phenomenon which stems from the transistor level response from EBI scan at post metal contact chemical-mechanical planarization (CMP) layers. We found that SDCD effect is exceptionally useful for gate-S/D short induced voltage contrast (VC) defect detection, especially for identification of shorting locations. The unique SDCD effect signatures of gate-S/D shorts can be used as fingerprint for ground true shorting defect detection. Correlation with other characterization methods on the same defective location from EBI scan shows consistent results from various shorting mechanism. A practical work flow to implement the application of SDCD effect for in-line EBI monitor of critical gate-S/D short defects is also proposed, together with examples of successful application use cases which mostly focus on static random-access memory (SRAM) array regions. Although the capability of gate-S/D short detection as well as expected device response is limited to passing transistors and pull-down transistors due to the design restriction from standard 6-cell SRAM structure, SDCD effect is proven to be very effective for gate-S/D short induced VC defect detection as well as yield learning for advanced technology development.
© (2016) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ming Lei, Qing Tian, Kevin Wu, and Yan Zhao "Scan direction induced charging dynamics and the application for detection of gate to S/D shorts in logic devices", Proc. SPIE 9778, Metrology, Inspection, and Process Control for Microlithography XXX, 977827 (8 March 2016);


A trainable Die To Database for fast e Beam inspection...
Proceedings of SPIE (March 20 2020)
Manufacturing and inspection of assist-bar-type OPC mask
Proceedings of SPIE (September 05 2001)
Pattern Inspection Techniques for SEM Image
Proceedings of SPIE (January 09 1984)
Integrated approach to yield enhancement
Proceedings of SPIE (September 14 1994)

Back to Top