15 March 2016 Standard cell pin access and physical design in advanced lithography
Author Affiliations +
Proceedings Volume 9780, Optical Microlithography XXIX; 97800P (2016); doi: 10.1117/12.2222289
Event: SPIE Advanced Lithography, 2016, San Jose, California, United States
Standard cell pin access has become one of the most challenging issues for the back-end physical design in sub-14nm technology nodes due to increased pin density, limited number of routing tracks, and complex DFM rules/constraints from multiple patterning lithography. The standard cell I/O pin access problem is very difficult also because the access points of each pin are limited and they interfere with each other. There have been several studies across various standard cell and physical design stages, including standard cell pin access optimization, placement mitigation and routing planning, to achieve overall pin access optimization. In this paper, we will introduce a holistic approach across different design stages to deal with the pin access issue while accommodating the complex DFM constraints in advanced lithography.
© (2016) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Xiaoqing Xu, Brian Cline, Greg Yeric, David Z. Pan, "Standard cell pin access and physical design in advanced lithography", Proc. SPIE 9780, Optical Microlithography XXIX, 97800P (15 March 2016); doi: 10.1117/12.2222289; http://dx.doi.org/10.1117/12.2222289


Standards development


Optical lithography

Design for manufacturing


193nm lithography


300mm pilot line DSA contact hole process stability
Proceedings of SPIE (March 28 2014)
Graphene plasmons: properties and applications
Proceedings of SPIE (September 29 2014)
RET and DFM techniques for sub 30nm
Proceedings of SPIE (March 13 2012)
CDP: application of focus drilling
Proceedings of SPIE (May 27 2009)

Back to Top